# **J**(ATARI®

# Service-Manual

(Nur für den ATARI Fachhändler bestimmt)

# 520/1040 STE

#### Copyright 1991 ATARI Computer GmbH

Alle Rechte vorbehalten. Kein Teil dieses Service-Manuals darf in irgendeiner Form ohne schriftliche Genehmigung der ATARI Computer GmbH reproduziert, vervielfältigt oder verbreitet werden.

Atari STe 520/1040 Computer Field Service Manual Part Number: C302481-001 Rev A August 1991 Reproduction of all or any portions of this manual is not allowed without the specific written consent of Atari Corporation.

Every effort has been made to ensure the accuracy of the product documentation in this manual. However, because Atari Corporation is constantly improving and updating its computer hardware and software, it is unable to guarantee the accuracy of printed material after the date of publication and disclaims liability for changes, errors, or omissions.

These documents are for repair service information only. Part numbers are for reference only. Only parts on current dealer parts lists are available. No license is given for any use by the possession of these documents and may not be reproduced in any form without the written approval of Atari Corporation.

Atari, the Atari logo, STE, TOS, BLITTER, SM124, SC1224, SF314, SF354, PCF554, SLM804, CDAR504, Atari BASIC, and Atari SFP-004 are trademarks or registered trademarks of Atari Corporation. Centronics is a registered trademark of Centronics Data Computer Corporation. GEM and GEM Desktop are trademarks or registered trademarks of Digital Research, Inc. MS-DOS is a registered trademark of Microsoft Corporation. Epson is a registered trademark of Seiko-Epson Corporation. VT and DEC are registered trademarks of Digital Equipment Corporation.

Copyright © 1991, Atari Corporation Sunnyvale, CA 94089-1302 All rights reserved.

# TABLE OF CONTENTS

SE		N ONE: INTRODUCTION	1				
	1.0	Overview Main Components	.1				
	1.1	Main Components	.1				
	1.2	Case Design	. 1				
	1.3	Power Supply	3				
	1.4	Negative Supplies	.3				
SE		N TWO: THEORY OF OPERATION	.5				
	2.0	Overview	.5				
	2.1	Main System	.5				
	2.2	Audio/Video Subsystem	.5				
	2.3	Input/Output Subsystems	.6				
	2.4	Microprocessing Unit	6				
	2.5	GSTMCU	.6				
	2.6	Main Memory	.7				
	2.7	Direct Memory Access	.8				
	2.8	Multi-Function Peripheral Control	8				
	2.9	Audio/Visual Subsystem	.9				
	2.10	Digitized Sound	11				
	2.11	Genlock and the STE	11				
	2.12	Input/Output Subsystems	12				
	2.13	System Startup	21				
	2.14	System Errors	22				
			_				
SE		N THREE: TESTING	25				
	3.1	Overview	25				
	3.2	Test Configuration	20				
	3.3	Troubleshooting a Dead Unit	26				
	3.4	Diagnostic Cartridge	27				
	3.5	Power Up Sequence	27				
	3.6	Test Menu	29				
	3.7	RAM Test	30				
	3.8	ROM Test	30				
	3.9	Color Test	31				
	3.10	Keyboard Test	32				
	3.11	MIĎI Tests	33				
	3.12	RS232 Tests					
		Audio Test					
	3.14	Timing Tests	35				
	3.15	DMA Tests	35				
	3.16	Floppy Disk Tests	36				
	3.17	Printer and Joystick Port Tests	38				
	3.18	Monochrome Monitor	39				
	3.19	Hard Disk Write/Read	39				
	3.20	Graphics Chip BLiT	#U				
	3.21	Error Codes Quick Heterence	4U				
	CECTION EOLID: DICACCEMPI VIACCEMPI V						
SE	SECTION FOUR: DISASSEMBLY/ASSEMBLY						
	4.1	STE Disassembly	40				
	4.2	STE Reassembly	40				

	ON FIVE: SYMPTOM CHECKLIST	40
5.1 5.2	Display Problems	49 49
5.3	Keyboard Problems	50
5.4	MIĎI Problems	
5.5 5.6	RS232 Problems	
5.7	Hard Disk Port Problems	
5.8	DMA Sound	50
SECTIO	ON SIX: DIAGNOSTIC FLOWCHARTS	
	Replacement Procedures	51
6.2	Handling of Integrated Circuits	51
SECTIO	ON SEVEN: PARTS LIST	57
SECTIO	ON EIGHT: GLOSSARY	65
SECTIO	ON NINE: SCHEMATICS AND SILKSCREENS	67

# SECTION ONE: INTRODUCTION

#### 1.0 OVERVIEW

The 520STE and 1040STE are designed as integrated units with keyboard, processor, memory, and I/O control in one package. The 520STE has 520 kbytes (524,280 bytes) of RAM, and the 1040STE has 1040 kbytes (1,048,568 bytes) of RAM. The 1040STE and 520STE both have a built-in 1 megabyte floppy disk drive (unformatted). Both the 520STE and 1040STE come with a modulator for TV output. The 520STE and 1040STE both have the power supply integrated into the case.

#### 1.1 MAIN COMPONENTS

- 524K RAM (1048K for the 1040STE)
- Main Board with modulator (except French Peritel)
- Keyboard Assembly
- RF Shield (upper and lower) and Power Supply
- Plastic Case (upper and lower)
- Mouse
- Power Supply
- Disk Drive

#### 1.2 CASE DESIGN

The 520STE and the 1040STE are nearly identical. The upper case has openings for the reyboard and a lens for both the power indicator LED (front left corner) and the Disk Drive Activity LED (mid right side). (see Fig. 1-1)




Figure 1-1: 520STE Upper Case




Figure 1-2: 1040STE Upper Case

The left side panels of both machines have slots for the expansion cartridge, two MIDI ports and two game controllers.




Figure 1-3: STE Left Side Panel

The right side panel has a slot for the floppy disk drive.




Figure 1-4: STE Right Side Panel

The STE back panel contains (left to right) the modem (RS232) connector, printer connector, hard disk/DMA connector, external floppy disk connector, television output, monitor connector, power switch, stereo output (right and left), AC power input, and reset button. (see Fig. 1-5)




Figure 1-5: STE Back Panel

#### 1.3 POWER SUPPLY

The 520STE and 1040STE have an integral switching power supply providing +5V and +12V. There is a 2A fuse. Voltage should be adjusted to 5.1V. The power supply has overcurrent protection; if the fuse is blown, a catastrophic failure is likely, such as shorted primary.

#### **Power Supply Rating**

Current out:

3A at 5V, 0.9A at +12V

Max. power in:

33.5W

#### Typical (in system) Demand:

Typical current:

1.75A at 5V, 86 mA at +12V

Max. current:

2.2A at +5V, 90 mA at +12 (during disk access)

#### 1.4 NEGATIVE SUPPLIES

The STE motherboard contains two small switching voltage regulators (the TL497 or equivalent) that are used to provide additional voltages.

U204 is used to generate the positive and negative voltages for the RS232C line drivers. These voltages are normally ±12 VDC.

U205 is used to generate a -5 VDC supply for the audio subsection. This output is heavily filtered to reduce the switching noise that might otherwise appear in the audio output.

# SECTION TWO: THEORY OF OPERATION

#### 2.0 OVERVIEW

The 520STE and 1040STE share a common architecture, using the same LSI chip set. The most significant difference is the addition (to the 1040STE) of one bank of 512K of RAM, for a total of 1024K (1,048,568 bytes). Except for the additional RAM, the differences between the 520STE and 1040STE are transparent to software. The hardware can be considered as consisting of a main system (central processing unit and support chips) and several Input/Output subsystems.

#### 2.1 MAIN SYSTEM

- MC68000 running at 8 MHz
- 256 kbyte ROM
- 512/1024 kbyte RAM
- Direct Memory Access Support
- System Timing and Bus Control
- Interrupt Control

# 2.2 AUDIO/VIDEO SUBSYSTEM

The STE has bit-mapped video display, normally using 32,000 bytes of RAM, relocatable anywhere in memory. There are three display modes available:

#### RGB, with the ability to be GenLocked:

- 1, 320 x 200 pixel, 16 color palette from 4096 selections
- 2. 640 x 200 pixel, 4 color palette from 4096 selections

#### Monochrome:

3. 640 x 400 pixel, monochrome monitor interface

#### 2.2.1 Audio Output

The STE has a programmable sound chip and 8-bit stereo DMA at 4 playback frequencies.

#### 2.2.2 Television Interface

NTSC, PALI and PALB.

#### 2.3 INPUT/OUTPUT SUBSYSTEMS

- Intelligent keyboard with 2 button mouse/joystick interface
- Parallel printer interface
- RS232C serial interface
- Floppy disk drive and connector for external drive
- Game controller ports
- Hard disk drive interface (ACSI)
- Musical instrument network communication: Musical Instrument Digital Interface (MIDI)

#### 2.4 MICROPROCESSING UNIT

The STE uses the Motorola MC68000 16-bit external/32-bit internal data bus, 24-bit address bus microprocessor, running at 8 MHz.

#### 2.5 GSTMCU

GSTMCU is such an important component that it is involved in nearly every operation in the computer. The functions may be summarized as follows:

**CLOCK DIVIDERS** takes the 16-MHz clock and outputs 8-MHz, 4-MHz, and 500-kHz clocks.

**VIDEO TIMING** Blank, DE (Display Enable), Vsync and Hsync are used to generate signals for the video display. There is a Read/Write register in GSTMCU which may be written to configure for 50 or 60 Hz operation or 71 Hz monochrome operation (done by the Operating System).

INTERRUPT PRIORITY interrupts from the MFP and video timing are coded into four levels of priority on outputs IPL0 and IPL1 to the 68000. These levels correspond to no interrupts, MFP interrupts, VSYNC interrupt, HSYNC interrupt.

level 7	reserved
level 6	MFP
level 5	unused
level 4	VSYNC
level 3	unused
level 2	HSYNC
level 1	unused

SIGNAL AND BUS ARBITRATION GSTMCU decodes addresses to generate chip selects to the 6850s, MFP, DMA Controller, Programmable Sound Generator, Memory Controller, and ROMS. It receives signals from the MFP, DMA, Memory Controller, to synchronize data transfer. It arbitrates the bus during DMA transfers to prevent CPU and DMA devices from interfering with each other (see DMA below).

ILLEGAL CONDITION DETECTION GSTMCU asserts Bus Error (BERR) if certain conditions are violated, such as writing to ROM, writing to system memory when the processor is in user mode, or if no device responds within 64 cycles of the 8 MHz clock (8µs). For example, if the CPU tries to read from beyond the end of memory, the Memory Controller will not assert DTACK, resulting in a bus error which will terminate the memory cycle.

MEMORY CONTROLLER takes addresses from the address bus and converts to Row Address Strobe (RAS) and Column Address Strobe (CAS). All RAM accesses are controlled by this Atari proprietary chip, which is programmable for up to 4 Megabytes of memory. The Operating System determines how much memory is present and configures the Memory Controller at power-up. The Memory Controller refreshes the dynamic RAMs, loads the Video Shifter with display data, and gives or receives data during direct memory access (DMA). The Memory Controller produces all of the addresses for video, sound, and DMA on the multiplexed address bus. These addresses never appear on the system address bus.

CHIP SELECTS Decodes addresses for RAM and ROM and asserts output signals to enable these devices.

#### 2.6 MAIN MEMORY

Main memory consists of 256 kbytes of ROM and one or two banks (512 kbyte each) of dynamic RAM. In addition, the cartridge slot allows access to 128 kbytes of ROM. All memory is directly addressable. The components of the memory system are: ROM, RAM, GSTMCU and shifter. The Operating System resides mostly in ROM, with optional segments loaded from disk into RAM.

Each bank of RAM in the STE is made up of a pair of 8-bit wide SIMMs to create the 16-bit wide system memory bus. All of the SIMMs in the system must be the same size. It is not possible to mix 256 kbit SIMMs and 1 Mbit SIMMs in the same system. All of the SIMMs used should have the same access time, which can be no greater than 150 ns. It is possible to use 9-bit wide SIMMs, with the hardware simply ignoring the ninth bit.

#### RAM MEMORY MAP:

000008-000800 System Memory (privileged access)

000800-07FFFF Low Bank

080000-0FFFFF High Bank (1040 only)

Note: The first 8 bytes of ROM are mapped into addresses 0-7. These are reset vectors which the 68000 uses on start-up.

The Operating System is located in two 128K x 8 ROM chips.

#### **ROM MEMORY MAP:**

E00000 - E3FFFF

#### 2.7 DIRECT MEMORY ACCESS

A single direct memory access (DMA) channel is provided that is shared between the internal floppy disk controller and external devices connected to the ACSI port. Data can be transferred at up to 10 Megabits/sec (1.25 Megabytes/sec) across the 8-bit wide ACSI port.

For DMA to take place, the memory controller is programmed with the starting address at the RAM buffer. The DMA controller is set up to select the source and the number of 512 byte blocks to transfer, and then the FDC or external peripheral is given the command to send or receive data. The entire block of data is then transferred to or from memory without intervention by the CPU. The FDC or peripheral generally asserts its interrupt line to signal the completion of the transfer (and the availability of status information).

To access registers in the FDC or ACSI bus peripherals, the 68000 talks through the DMA chip. The state of two address lines that are generated by the DMAC is set by writing to the DMA control register. Then a 68000 read or write cycle causes the corresponding cycle on the peripheral side of the DMAC.

#### 2.8 MULTI-FUNCTION PERIPHERAL CONTROL

### 2.8.1 Interrupt Control

The 68901 MFP can generate up to 16 interrupts, 8 internally and 8 from external sources. Each interrupt can be masked off or disabled by programming the MFP. The 8 inputs are also directly readable by the CPU. When the MFP receives an interrupt internally, if the interrupt is enabled, MFPINT will be driven low. When the CPU is ready to respond, it signals interrupt acknowledge (FC2-FC0 high, A3-A1=6, and R/W low) and GSTMCU will assert the MFPs IACK signal (interrupt acknowledge). The MFP will assert DTACK and put a vector number on the data bus, which the CPU will read and use to calculate the address of the interrupt routine.

The interrupts controlled by the MFP are: monochrome monitor detect (MONOMON), RS232 (including CTS, DCD, RI), disk (FDINT and HDINT), parallel port BUSY, display enable (DE, equals the active part of a display line), 6850 IRQs for keyboard and MIDI data, and MFP timers.

Not all I/O operations use interrupts. The CPU can also poll the MFP while waiting for an operation to complete or to check the current status.

#### 282 MFP Counter/Timers

The MFP clock runs at 2.4576 MHz. The MFP contains four timers:

- Timer A Reserved for application software used in the original ST. In the STE, its external event input is used to count DMA sound subsystem cycles.
- Timer B External input can be used to count horizontal display lines.
- **Timer C** Reserved for use by the operating system as a periodic interrupt (nominally 200 Hz when running TOS).
- Timer D Baud rate generator for the MFP's RS232 port. Its output is used to drive both the receiver and transmitter clock inputs. It will normally be programmed to be 16 times the desired asynchronous baud rate.

#### 2.9 AUDIO/VIDEO SUBSYSTEM

The video subsystem consists of the video display memory (an arbitrary block of RAM starting on any word boundary), the GSTMCU, a graphics control chip (Video Shifter), some discrete components to drive the video output, and an RF modulator. The audio subsystem consists of a Programmable Sound Generator chip, DMA sound circuit, and a programmable mixer (LMC 1992).

#### 2.9.1 Video Shifter (GSTShifter)

There are 16 color palette registers in the shifter. All 16 may be used in low resolution, 4 may be used in medium resolution, and only one is used in high resolution (actually, only bit 0 of register 0 is used for inverse/normal video). Each palette is programmed for 16 levels of intensity of red, blue, and green, so there are 16 x 16 x 16 = 4096 colors possible. For a given pixel, the color which is displayed is taken from the palette pointed to by assembling the bits from each logical plane (see description of video display memory below). The shifter will output the red, green and blue levels specified by the palette. Note that there are four outputs for each color. Each output is either on or off. Thus, the number of possible output levels is 2 to the 4th power = 16 levels. The four outputs are summed "brough a resistor network to proportion the voltage level to give 16 equal steps. In nonochrome mode, the color palettes are bypassed and there is a separate output.

# 2.9.2 Video Display Memory

Display memory is part of main memory with the physical screen origin located at the top left corner of the screen. Display memory is configured as 1, 2, or 4 (high, medium, or low resolution) logical planes are interwoven as 16 bit words into contiguous memory to form one 32,000-byte physical plane starting at any word boundary. The starting address of display memory is placed in the Memory Controller's Video Base Address register by the Operating System or application. The Memory Controller will load display information into the Video Shifter 16 bits at a time, and the Video Shifter will decode this information to generate a serial display stream. In monochrome mode, each bit represents 1 pixel on or off. In color, bits are combined from each plane to generate the correct level of red, green and blue.

For example, in low resolution (4 planes) 4 words are loaded into the Video Shifter for each word (16 pixels displayed on the screen. The Video Shifter combines bit 0 from each word to form a four bit number (0-15), and takes the color from the palette referenced by that number (e.g., 01001 = 5, use color from palette register 5) and outputs those levels, then takes bit 1 from each plane and outputs the color from the palette referenced by those 4 bits, etc.

#### **2.9.3 GSTMCU**

GSTMCU provides timing control to the Memory Controller, video output, and monitor/RF output. VSYNC input to the Memory Controller causes the starting address of the display memory to be reloaded into the address counter during vertical blanking. DISPLAY ENABLE (DE) tells the Memory Controller and Video Shifter that a display line is being scanned and data should be loaded into the Video Shifter. BLANK shuts off the video output from the Video Shifter during periods when the scan is not in a displayable part of the screen. VSYNC and HSYNC both go to the monitor output and RF modulator. These signals synchronize the monitor or TV vertical and horizontal sweep to the display signal.

### 2.9.4 Memory Controller

In addition to the inputs from GSTMCU mentioned above, there are two output control signals associated with video. DCYC strobes data from the display memory into the Video Shifter. CMPCS (color map select) is active only when changing the color attributes in the color palettes.

#### 2.9.5 Sound Synthesizer

The YM2149 Programmable Sound Generator (PSG) produced music synthesis, sound effects, and audio feedback (e.g. alarms and key clicks). The clock input is 2 MHz; the frequency response range is 30 Hz to 125 kHz. There are three sound channels output from the chip, which are mixed and sent to the monitor speaker.

The PSG is also used in the system for various I/O functions relating to printer port, disk drive, and RS232.

#### 2.9.6 Video Interface

The three types of video output interface provided by the STEs are analog RGB and monochrome, composite and modulated RF. The presence of a monochrome monitor is detected by the MONOMON input (when a monochrome monitor is connected, it will be TTL low). The possible displays are:

**MONOCHROME**: single emitter follower amplifier driving the output of the Video Shifter.

RGB: resistor network sums outputs for each color. The three colors each have an emitter follower amplifier to drive output.

COMPOSITE: the outputs of the emitter followers are input to the modulator box, where the vertical and horizontal sync signals are added to form the composite signal.

**TELEVISION**: the composite signal is modulated onto an RF carrier. The signal is locked onto the color burst frequency by the phase locked loop (PLL). Without the PLL, the colors will shift or dance on the TV screen.

#### 2.10 STE DIGITIZED SOUND

The Atari ST family of computers is equipped to reproduce digitized sound using DMA (direct memory access; that is, without using the 68000). This section provides the information required to understand and use this feature.

#### 2.10.1 Overview

Sound is stored in memory as digitized samples. Each sample is a number, from -128 to +127, which represents displacement of the speaker from the "neutral" or middle position. During horizontal blanking (transparent to the processor) the DMA sound chip fetches samples from memory and provides them to a digital-to-analog converter (DAC) at one of several constant rates, programmable as (approximately) 50 kHz (kilohertz), 25 kHz, 12.5 kHz, and 6.25 kHz. This rate is called the sample frequency.

The output of the DAC is then filtered to a frequency equal to 40% of the sample frequency by a four-pole switched low-pass filter. This performs "anti-aliasing" of the sound data in a sample-frequency-sensitive way. The signal is further filtered by a two-pole fixed frequency (16 KHz) low-pass filter and provided to a National LMX 1992 Volume/Tone Controller. Finally, the output is available at an RCA-style output jack on the back of the computer. This can be fed into an amplifier, and then to speakers, headphones, or tape recorders.

There are two channels which behave as described above; they are intended to be used as the left and right channels of a stereo system when using the audio inputs of the machine. A monophonic mode is provided which will send the same sample data to each channel.

The stereo sound output is also mixed onto the standard ST audio output sent to the monitor's speaker. The ST's GI sound chip output can be mixed to the monitor and to both stereo output jacks as well.

#### 2.11 GENLOCK AND THE STE

The ST (and STE) chip set have the ability to accept external sync. This is controlled by bit 0 at FF820A, as documented in the ST Hardware Specification. This is provided to allow the synchronization of the ST video. In order to do this reliably the system clock must also be phase-locked (or synchronized in some other way) to the input sync signals. No way to achieve this was provided in the ST. As a result, the only GENLOCKs available were internal modifications (usually for the MEGA).

The STE, on the other hand, allows this to be done without opening the case. To inject a system clock ground pin three (GPO) on the monitor connector and then inject the clock into pin 4 (mono detect). The internal frequency of this clock is 32.215905 MHz (NTSC) and 32.084988 MHz (PAL).

# Note: DO NOT SWITCH CLOCK SOURCE WHILE THE SYSTEM IS ACTIVE.

As a result the GPO is no longer available.

#### **MONITOR INPUTS:**

HSYNC

TTL level, negative, 3.3k ohm.

**VSYNC** 

TTL level, negative, 3.3k ohm.

Monochrome

Digital 1.0 Vpp, 75 ohm.

RGB

Analog 0-1.0 Vpp, 75 ohm.

Audio

1 Vpp, 1k ohm.

#### Monitor

- 1 Audio Out
- 2 Composite Video
- 3 General Purpose Output
- 4 Monochrome Detect
- 5 Audio In
- 6 Green
- 7 Red
- 8 +12 Volt Pullup
- 9 Horizontal Sync
- 10 Blue
- 11 Monochrome
- 12 Vertical Sync
- 13 Ground

Figure 2-1: Monitor Ports

#### 2.12 INPUT/OUTPUT SUBSYSTEMS

#### 2.12.1 Musical Instrument Communication

The Musical Instrument Digital Interface (MIDI) allows the integration of the STE with music synthesizers, sequencers, drum boxes and other devices possessing a MIDI interface. High speed (31.25 kilobaud) asynchronous current loop serial communication of keyboard and program information is provided by two ports, MIDI OUT and MIDI IN (MIDI OUT also supports the optional MIDI THRU port). MIDI specifies that data consist of 8 data bits preceded by one start bit and followed by one stop bit.

Communication takes place via a 6850 ACIA. The CPU writes to the 6850 in response to interrupts which are passed from the 6850 to the MFP interrupt controller. The system is interfaced to the outside via two inverters on the transmit side and an LED/photo-transistor chip on the input side. The input signal is also routed around through two inverters to the output connector where it is called MIDI THRU in order to allow chaining of multiple devices on the MIDI bus.




Figure 2-2: MIDI Ports

# 2.12.2 Intelligent Keyboard

The keyboard transmits make/break key scan codes, ASCII codes, mouse data, and joy-stick data, in response to external events, and time-of-day (year, month, day, hour, minute, second) in response to requests by the CPU. Communication is controlled on the main board by a 6850 device and on the keyboard assembly by the 1 MHz 8 bit HD6301 Microcomputer Unit. The HD6301 has internal RAM and ROM. Included in ROM are self-test diagnostics which are performed at power-up and whenever the RESET command is sent over the serial communication line by the CPU. The MC6850 is read from and written to by the CPU in response to interrupts which are passed to the CPU by the MFP interrupt controller.

#### 2.12.3 Mouse/Joysticks

The 2 Button Mouse is an opto-mechanical device with the following characteristics: a resolution of 100 counts/inch, a maximum velocity of 10 inches/second and a maximum pulse phase error of 50 percent. The joystick/mouse port has inputs for up, down, left, right, right button, left button. The right button equals the joystick trigger, the left button is wired to the second joystick port trigger. The joystick has four directions (up, down, etc.) and one trigger.

Note: The Atari CX24 joystick cannot be installed during initialization.




Figure 2-3: Mouse/Joystick Ports

#### 2.12.4 Parallel Interface

The parallel port is primarily intended as a Centronics type printer interface, but can also be used as a general purpose I/O port. Centronics STROBE and BUSY are supported. BUSY is read by the MFP chip. Data and strobe signals are output by the YM2149 PSG chip. Not all Centronics printers are compatible with this port. The current loading on the data lines should not exceed 2.3 mA. (This corresponds to a 2.2k ohm resistor pull-up on the printer side).

The port can be programmed to be input or output. The PSG chip is read directly by the CPU, with GSTMCU doing address decode to provide chip select.




Figure 2-4: Printer Port

#### 2.12.5 RS232C Interface

The RS232C interface provides asynchronous serial communication with five handshake control signals: Request to Send and Data Terminal Ready are output by the PSG chip; Clear to Send, Data Carrier Detect, and Ring Indicator are input to the MFP chip. The MFP contains a USART (Universal Synchronous/Asynchronous Receiver/Transmitter) which handles data transmission and reception. The 2.4576 MHz clock to the MFP is divided by the timer D (pin 16) output of the MFP to provide the basic clock for receiver and transmitter. Data rate of 50 to 19200 bits per second are supported. 1488 line drivers and 1489 line receivers with ±12V supply (supplied by the TL947 DC:DC inverter) meet the EIA RS232C standard for electrical interface.




Figure 2-5. RS232 Port

#### 2.12.6 Disk Drive Interface

The STE computers have a built-in floppy disk controller and logic for selecting up to two single or double sided drives. The 1040 STE has one built-in floppy disk drive and provision for one external disk drive. A single 1772 Controller services both drives. Drive and side selection is done by outputs on the YM2149 PSG chip. The CPU reads and writes to the 1772 through the DMA Controller. The 1772 interrupts the CPU on the INTR line, via the MFP interrupt controller. The 1772 accepts high level commands, such as seek, format track, write sector, read sector, etc. and passes data to the DMA Controller (see DMA controller under Main System, above, for details on DMA transfer). The 1772 interrupts the CPU when the operation is complete. The CPU is freed from much of the overhead of disk I/O.

Note: Several of the 1772 output signals are externally buffered or inverted. See **Block Diagram**.




Figure 2-5: Floppy Port

#### 2.12.7 Hard Disk Interface

The hard disk drive interface is provided through the DMA controller. The hard disk controller is off-board and is sent commands via a SCSI-like (Small Computer System Interface) command parameter block. Data is transferred via DMA. Writing to the external controller causes HDCS (Hard Disk Chip Select) to go low and CA1 to go high. DMA transfers are controlled by the external device. When data is available, or the device is ready to accept data, HDRQ will be driven high by the external controller. The DMA chip must respond within 250 nanoseconds with ACK (low) to knowledge that data is on the bus or has been read from the bus. The Memory Controller feeds data to or accepts data from the DMA Controller. Transfers can take place at up to 1 Mbyte/second.




Figure 2-6: Hard Disk Port

#### Controller A

- 1 Up 0
  2 Dn 0
  3 LT 0
  4 RT 0
  5 Pad 0Y
  6 Fire 0
  7 +5 VDC
  8 Not Connected
  9 Ground
  10 Fire 1
  11 Up 1
  12 Dn 1
  13 LT 1
  14 RT 1
  15 Pad 0X

#### **Controller B**

- 1 Up 2 2 Dn 2 3 LT 2 4 RT 2 5 Pad 1X 6 Fire 2 7 +5 VDC 8 Not Connected 9 Ground 10 Fire 3 11 Up 3

- 11 Up 3 12 Dn 31 13 LT 3 14 RT 3 15 Pad 1Y

Figure 2-7: Game Controller Ports




Figure 2-8: STE Functional Block Diagram




Figure 2-9: STE DMA Block Diagram




Figure 2-10: STE Audio Block Diagram

# SECTION THREE: TESTING

#### 3.1 OVERVIEW

This section pertains to the test equipment, diagnostic software, and test procedures used to verify correct operation and repair of the STE computers. The diagnostic cartridge should be used if possible. If the unit gives no display or RS232 output when running the cartridge, see Section 3.3: Troubleshooting a Dead Unit.

Since the STE system is quite complex, it should not be expected that this document can cover all possible problems or pinpoint the causes; rather, the intent here is to give a systematic approach which a technician can use to narrow down a problem to its most likely source. Experience in troubleshooting computer systems is assumed. Knowledge of the 68000 processor may be helpful.

conomics will be an important consideration; due to the low cost of the STE computer line, little time can be justified in troubleshooting down to the component level when it may be cheaper to replace the functional sub-assembly.

### 3.1.1 Test Equipment

The following equipment may be needed to test the STE computer:

- Atari SC1224 or SC1435 RGB Monitor (or similar)
- Atari SM124 Monochrome Monitor (or similar)
- Atari SF354 or SF314 External Floppy Disk Drive
- ST Port Test Fixture, C103589-001 (DMA Test Fixture)
- STE Port Test Fixture, C301153-001 (Genlock Test Fixture)
- RS232 Loop-Back Connector
- MIDI Loop-Back Connector, C302272-001
- STE Test Diagnostic Cartridge, Revision 1.5 or later (p/n C302260-001)
- Blank Double Sided 3.5" Diskettes (2)
- RS232 Terminal (or STE with VT52 emulator)
- RS232 Null Modem Cable (25 Pin Female-Female)

In addition, the following items may be needed to troubleshoot and repair failed computers:

- Two Channel Oscilloscope
- Small Hand Tools
- Spare Parts

#### 3.2 TEST CONFIGURATION

With the power switch off, install the Diagnostic Cartridge with the label facing UP.

**Important**: if the cartridge does not have the plastic enclosure; BE SURE THE CARTRIDGE IS INSTALLED WITH THE CHIPS FACING DOWN.

Connect cables from STE test fixture into the hard disk port, parallel port, and joystick/ mouse ports. The joystick cables should be plugged in so that, if the fixture ports were directly facing the computer ports, the cables would not be crossed. Plug the RS232 and MIDI loopback connectors into their ports. Plug the color monitor into the monitor output (a monochrome monitor can be used instead).

Make sure the switch on the STE test fixture is in the position marked INT, otherwise the program will not proceed past the initialization.

Power on the unit. Some tests will be run automatically, in a few seconds the menu screen should appear. If the screen appears, skip down to Section 3.4: ST Diagnostic Cartridge, below. If not read the next Section 3.3: Troubleshooting a Dead Unit.

If the unit is being used as a terminal for a host computer, it should be disconnected from the host before using the diagnostic; otherwise, the host may think someone is logged on, and will send messages which will act like keystrokes input to the diagnostic.

#### 3.3 TROUBLESHOOTING A DEAD UNIT

In the event that the system is correctly configured and powered and no display appears, this is the procedure to use for determining the problem. This assumes elementary steps have been taken, such as checking the LED in the forward left corner of the computer to verify the unit is powered and making sure the monitor is working.

- 1. Connect a terminal to the RS232 port of the unit under test (U.U.T.). you can use an STE running the VT52 terminal emulator program see the owner's manual for setting up the VT52. The cable should connect pin 2 (serial out) of the U.U.T. to pin 3 (serial in) of the terminal and vice versa. Connect pin 7 (ground) to pin 7. The terminal should be set up for 9600 bps, 8 bits of data, 1 stop bit, no parity (this is the default condition for the VT52 emulator).
  - Insert the Diagnostic Cartridge into the U.U.T., and power on the unit. If the Diagnostic Cartridge messages appear on the display of the terminal, use the diagnostic to trouble-shoot the computer. If not, the computer will have to be disassembled to troubleshoot. Refer to Section 3.4: STE Diagnostic Cartridge for information on using the cartridge.
  - If no activity is seen on the RS232 port or display, continue with (2) below.
- 2. Disassemble the computer so that the printed circuit board is exposed (see section 4. Disassembly). Power up the computer. Using an oscilloscope, verify the 8 MHz clock to the 68000 CPU. Replace the oscillator if necessary. Then check the HALT pin of the 68000 CPU. It should be TTL high. If so, go on to 3 below. If not, the CPU is halted. The reasons may be: (a) bad reset circuit, (b) double bus error. (c) bad CPU.

Check (a) by observing signal on input of the two inverters on the HALT line. Check (b) by observing BERR of the CPU as the unit is powered on. It should be high always. If there are logic low pulses, some component is malfunctioning and GSTMCU is generating the error. Verify the clocks to GTMCU, tracing back to the Shifter and MC (master clock) if necessary.

If still failing, the CPU is unable to read ROM or there is a component which is not responding to a read or write by the CPU, probably the MFP 68901 or DMA Controller. The MFP should respond to an MFPCS with DTACK. The DMA chip should respond to FCS by asserting RDY. There is no way to check for a bad CPU other than by elimination of the other two possibilities, although a hot CPU (too hot to touch for more than a second) strongly indicates a bad CPU.

3. If the CPU is not halted, it should be reading instructions from the ROM (cartridge, if installed) and data and address lines will be toggling (if not, replace CPU). At this point, there is the possibility that both the video and RS232 subsystems are failing. Verify the output of the MFP chip (pin 8) while powering on the unit with the cartridge installed. If the data is being sent, trace it through the 1488 driver. Note that ±12V is required for RS232. If all looks good, there may be something wrong with the connection to the terminal.

Verify also the output of the Video Shifter. If using an RGB monitor, check the outputs to the summing resistors for R, G, and B. Note that if BLANK is not going high, no picture will be output. If using monochrome, check the MONO output pin. Also check the input to the MFP, pin 29, MONOMON. Note that if the CPU does not read a low on this signal on power-up, it will cause RGB output on the Video Shifter instead of MONO.

If the Video Shifter is outputting a signal, but the picture is unreadable, there is probably a problem with the screen RAM. The cartridge should be used to diagnose this problem, with the RS232 terminal as a display device.

# 3.4 STE DIAGNOSTIC CARTRIDGE

The STE Diagnostic Cartridge is used to detect and isolate component failures in STE computers. This section gives a brief guide to its use with a description of each test, error codes or pass/fail criteria, and recommendations on repair.

# 3.5 POWER UP SEQUENCE

The diagnostic program performs several tests on power-up. The messages "Checking Exception Handling" and "testing MFP, GSTMCU timing, Video" will appear, and the screen will appear scrambled for a few seconds before the menu is printed. The screen will turn red (dark background in monochrome) if an error occurs in the initial testing, with a message indicating the failure. The lowest 2 kbytes of RAM is tested on power-up; if a location fails, the error will be printed to the RS232 device. It is assumed that if RAM is failing, the screen may not be readable and program execution will fail because there are no stack or system variables. The program will continue to test RAM and print errors, but no screen will be displayed (the screen may turn red). Repair RAM.

If the keyboard fails, it will be inactivated. The user must connect a terminal to the RS232 port. The diagnostic program looks for keystrokes from the RS232 device.

If the display is unreadable, the RS232 terminal should be used. All messages are printed to the RS232 port as well as on the screen.

#### 3.5.1 Power-Up Initialization Errors

- 11 Error in RAM or Data Bus. (Test walks 1 or 0 across data bus.)
- 12 RAM Disturbance Error. (Writing to one location alters data in another location.)
- 13 RAM Addressing Error. (Test shows bad RAM cell or incorrect address code.)
- 14 Memory Configuration Error. (Problem with Memory Controller or RAM.)
- 15 RAM Sizing Error. (Incorrect amount of good RAM found.)
- <u>Checking Exception Handling.</u> (This message is always printed on power-up initialization. If the system can fetch the vector from RAM and execute the handling routine, the message will be erased later.)
- 17 <u>Bus Error Not Service.</u> (If the GSTMCU does not assert the Bus Error signal, this error will occur.)
- T0 <u>MFP Timer Error.</u> (One or more of the four timers in the MFP did not generate an interrupt.)
- T1 Vertical Sync (GSTMCU is not generating vertical sync in the required time period.)
- T2 <u>Horizontal Sync.</u> (GSTMCU is not generating horizontal sync in the required time period.)
- T3 <u>Display Enable.</u> (GSTMCU is not generating DE output or the MFP is not generating an interrupt.)
- T4 <u>Video Counter Error.</u> (The Memory Controller is not generating the correct address for the display. This will result in a broken-up display in some or all display modes.)
- T5 PSG Bus Error. The PSG chip is defective. (Replace chip.)
- T6 1772 Bus Error. The 1772 chip is defective. (Replace chip.)
- KO Stuck Key. A key closure was detected while the keyboard self test was executing.
- K1 <u>Keyboard Not Responding.</u> A command was sent to the keyboard processor and no status was returned within the allowed time. Verify that the keyboard is connected to the STE. Verify that Pin 4 of J202 is +5 VDC. Verify that Pin 3 of U201 is 500 KHz ±50 KHz. Replace the keyboard, U201, R210, R209.
- K2 <u>Keyboard Status Error.</u> The self test command was sent to the keyboard, on completion of the test, the keyboard sent an error status. Replace the keyboard.

#### 3.6 TEST MENU

The normal screen will be dark blue with white letters. The test title and revision number are displayed at the top, with the amount of RAM and keyboard controller revision below, and a test menu below that. To select tests, the user types the keys corresponding to those tests and the [Return] key. Many iterations of the test or tests chosen can be run by typing in the number of cycles just before typing RETURN. Typing a zero will cause the test sequence to run continuously. To stop a cycle before completion, hit the [Esc] key (there may be some delay in some tests before the test stops). As each cycle completes, the total number of cycles will be displayed on the screen.

## 3.6.1 Main Menu (Typical)

STE Field Service Diagnostic Test Rev. X.X @ 1990, Atari Corp.
XMbytes RAM Keyboard Revision 2 60 HZ
O.S. Version X USA NTSC

UNATTENDED

R RAM Test O O.S. ROMs M MIDI
S Serial Port T Timing D DMA Port
F Floppy Disk P Printer/Mouse/Joy & Game Ports

G Short BLIT Y Long BLIT

G Short BLII Y Long BLII

Q Run all unattended tests (R,O,M,S,T,D,F,P,Y Run unattended internal tests (R,O,T,F,G

**OPERATOR** 

A Audio C Color K Keyboard

H High Resolution J Hard Disk Write/Read

E Examine/Modify memory

B Set RS232 rate

X Toggle video output -- 50/60 Hz

? Help

#### Enter letter(s) and RETURN:

The RAM size, keyboard revision, O.S. version, country (or language), and television standard (PAL or NTSC) are shown.

The 'Q' selection sequences through all the tests which do not require operator interaction. The 'Z' selection sequences through RAM, ROM, Color, Keyboard, and Timing, Audio and short BLiT tests. Selection 'E' enables the operator to examine or modify RAM or hardware registers. 'B' enables the operator to change the baud rate on the RS232 port. Pressing the up arrow increases it, pressing the down arrow decreases it.

Pressing '?' or the [Help] key brings up a brief synopsis of the cartridge functions.

After a test (or series of tests) completes, the pass/fail status and error report, if any, will be displayed. Press the space bar to return to the menu.

If multiple tests are selected, the sequence can be halted before completion by pressing the [Esc] key. At the completion of the current test, the sequence will halt, with the options of either continuing or returning to the menu. In some cases there will be considerable delay before the current test completes and the keystroke is detected.

#### 3.7 RAM TEST (R)

RAM is tested in three stages: low 2 kbytes, middle (up to 64K), and from 64K to top. The test patterns used are: all 1's, all 0's, a counting pattern (data = low word of the address), reverse counting pattern (data = complement of address low word). The counting pattern is copied from the top and bottom of a 32 kbyte buffer into the current 32 kbytes of video RAM to a new area, verifies the pattern, and repeats the test, until the top of RAM is reached. Finally, addressing at 64K boundaries is checked by writing unique patterns in the last 256 bytes of each 64K block.

If an error occurs, the error code is displayed, followed by the address, data written, data read, and the bits which did not agree.

E.g.: "R2 45603E W: 603E R: 613C bad bits: 1,8"

### 3.7.1 RAM Error Codes

Except where noted, repair by replacing the RAM chip corresponding to the indicated bit(s).

- R0 low memory failed while setting up to run test.
- R1 failed walking 1s or 0s.
- R2 failed address (counting pattern).
- R3 failed 64K boundary test. Probable failure in GSTMCU.
- R4 failed while displaying area tested (video RAM).

#### 3.8 ROM TEST (O)

This test reads the configuration bytes of the operating system to determine the version, language/country, and TV standard (PAL or NTSC). All bytes from operating system ROMs are then read and the checksums and CRCs (cyclic redundancy check) are calculated. The configuration byte is then read to determine the language and version of the ROM. The correct checksum and CRC is then read from a look-up table. The unit fails if the values found do not match the values from the look-up table.

Incorrect checksums are indicated by a message. If an error is displayed, replace the corresponding ROM.

New versions of TOS will not cause this test to fail since the calculated CRC is compared with a value found in the new TOS ROMs and is independent of a fixed look up table.

#### 3.9 COLOR TEST (C)

There are four screens in this selection. The first two are used to verify the color circuitry, the third verifies the vertical scrolling circuit, and the fourth verifies horizontal scrolling.

Screen One: red, green, blue, and white color bands are shown. Each band consists of 16 levels of intensity. All 16 color palettes are represented, each palette is a vertical strip across the screen (strips should not be discernible, but each color should be a straight line across the screen). Because of the tight timing involved, keystroke interrupts will cause the display to jitter.

Screen Two: This is the same as screen one except cyan, magenta, yellow, and white color bands are shown. These colors are formed by adding together two primary colors (blue + green, blue + red, red + green). The operator should see that there are no gaps or missing scan lines in the display. If lines are missing, check the three outputs on the Video Shifter for that color, and verify the values of the resistors on the output. Too low a brightness setting on the monitor will cause the monitor not to distinguish between fine wels, making it appear there are only four levels being output.

The Video Shifter has four outputs for red (R0, R1, R2, R3), green (G0, G1, G2, G3) and blue (B0, B1, B2, B3), each of these quadruples is summed together by a resistor network to give 16 levels of intensity for each color, depending on which of the outputs are on. The values of the resistors give different weight to each output. The values of the resistor at R0 is twice that of R1, which is twice that of R2, etc. This allows us to get 16 equal steps on the summed outputs. For example, R0 on and R1, R2 and R3 off = 1/16. R0 off, R1, R2 and R3 on = 15/16. This signal then passes through a transistor amplifier, and from there to the video monitor connector.

### 3.9.1 Symptoms and Fixes

- 1. Missing primary color. Check the output of the transistor amplifier. Q402 is blue, Q401 is green, Q400 is red. Look for a staircase pattern (eight levels of intensity). If the signal is there, trace forward to the video connector, if not, trace backward to the Video Shifter, until the faulty component is found.
- Primary colors present, secondaries missing or incorrect. Replace the Video Shifter.
- 3. Coarse change in the intensity (not a smooth dark to light transition). Replace Video Shifter or look for a short on the output of one of the three color outputs for the appropriate color.
- 4. Specks or lines on the screen. This can be caused by bad RAM; if RAM has been tested and is good, replace the Video Shifter.
- 5. Wavering display, horizontal lines not occurring in the same place every time. The processor may be getting extra interrupts (if the processor is required to handle additional interrupts it will not have time to change all 16 color registers during a horizontal scan time). Examine the MFP interrupt request (pin 32). There should be an interrupt every 126 microseconds (2 display lines) from Display Enable (pin 20). If additional interrupts occur, locate the source: the inputs at pins 22-29 should all be high. If no external (to the MFP) source for the interrupts is found, replace the MFP.

**Note:** If the keyboard is not connected, the input to the 6850 will be low, causing continual interrupts.

Screen Three: This tests the vertical scrolling function. The screen is divided diagonally, white on top/right, and black on the bottom/left. The screen is scrolled, making more of the screen black, until the entire width of the screen is black. Then the reverse takes place, so that the black portion becomes smaller again. Any break in the border or gaps or sudden shifts indicates a problem in the MCU or RAM.

Screen Four: This tests horizontal scrolling. A series of triangles moves across the screen from right to left. The border should be a straight line and there must be no gaps or sudden shifts. EXCEPT THERE WILL BE SOME SHIFTING ON THE TOP TWO LINES. Any other irregularity indicates a problem in the MCU or RAM.

#### 3.10 KEYBOARD TEST (K)

Two types of tests are run. The keyboard self-test is done first, and if this passes, a screen is displayed representing the keyboard. If multiple tests have been selected, only the self-test is run. The operator presses keys and observes that the corresponding character on the screen changes (reverses background color). The key will also be displayed in the lower half of the screen. The mouse buttons and four directions are also shown on the screen. Connect the mouse, move in any direction, and that arrow will flicker.

**Note:** It is possible, if pressing keys very rapidly, to leave the representation of the key on screen in a depressed state. This does not indicate a problem with the hardware.

The self-test checks communication between the CPU and the keyboard microcomputer, checks RAM and ROM in the keyboard microcomputer, and scans the keyboard for stuck keys.

### 3.10.1 Keyboard Error Codes

- KO Stuck key. A key closure was detected while the keyboard self-test was executing.
- K1 <u>Keyboard not responding.</u> A command was sent to the keyboard processor and no status was returned within the allowed time. The keyboard needs to be replaced or the communication channel through the 6850 is not functional (see Sec. 3.5.1).
- K2 <u>Keyboard status error.</u> The self-test command was sent to the keyboard, on completion of the self-test, the keyboard sent an error status. Replace the keyboard.

#### 3.11 MIDI TESTS (M)

This test sends data out the MIDI port, (data loops back through the cable) and reads from the input and verifies the data is current. This also tests the interrupt from the 6850 through the MFP chip. The LED in the loopback cable will blink as data is sent (not all cables have the LED).

#### 3.11.1 MIDI Error Codes

- M0 <u>Data not received</u>. Trace the signal from the output of the 6850, through the drivers, loopback cable, and receivers to the input of the 6850. Replace the defective component as found.
- M1 Write/Read data mismatch. The data written was not the same as the data read. Replace 6850.
- 12 Input frame error. Bad 6850 or bad driver or receiver causing noisy signal.
- M3 Input parity error. Bad 6850 or bad driver or receiver causing noisy signal.
- M4 <u>Bad 6850 received</u> a byte before the previous byte was read. Input data overrun. Replace the 6850.

#### 3.12 RS232 TESTS (S)

Note: Install Loopback Plug after power up.

First the RS232 control lines are tested (which are tied together by the loopback connector), the data loopback is tested. Data is checked transmitting/receiving using a polling method first, then using interrupts.

Data is transmitted at 300, 600, 1200...19200 bps. Data transmission is performed by the MFP and the 1488 and 1489 driver and receiver chips. Interrupts are a function of the MFP. Control lines are output by the PSG and input on the MFP. Note that this test does not thoroughly test the drive capability of the port. If the unit passes but fails in use, it is likely that the 1488 or 1489 chips are bad.

#### 3.12.1 RS232 Error Codes

- S0 <u>Data Not Received</u>. Check signal path, MFP pin 8 to J204 pin 2 via 1488 to J204 pin 3 to MFP pin 9 via 1489.
- S1 <u>Data Mismatch.</u> Data read was not what was sent. Check integrity of the signal. May be bad driver, receiver, or MFP.
- S2 Input Frame Error, Incorrect time between start and stop bits. Probable MFP failure.
- S3 Input Parity Error, Input data had incorrect parity. Probable MFP failure.

- S4 <u>Input Data Overrun.</u> A byte was received before the CPU read the previous byte. MFP failure.
- S5 No IRQ. CPU did not detect an interrupt by the MFP. MFP or GSTMCU failure.
- S6 Transmit Error, MFP transmitter failed.
- S7 <u>Transmit Error Interrupt.</u> An error condition was created intentionally to cause an interrupt, and the MFP did not respond.
- S8 Receive Error Interrupt. An error condition was created intentionally to cause an interrupt, and the MFP did not respond.
- S9 RI/DTR Connection. Signal sent at DTR is not detected at RI.
- SA <u>DCD/DTR Connection</u>. Signal sent at DTR is not detected at DCD.
- SB RTS/CTS Connection. Signal sent at RTS is not detected at CTS.

#### 3.13 AUDIO TEST (A)

This test requires the operator to decide if the unit passes or fails.

There are two sound generating circuits: the Programmable Sound Generator (PSG) and DMA sound. Both are controlled by the LMC1992 chip and associated circuitry, so if the unit fails both parts of the test, look at the LMC1992 chip first.

#### 3.13.1 PSG Sound

A sound is output on each of the three programmable sound generator channels. The 5/8 sound is a sweep from low to high frequency. Verify that sound can be heard throughout the range, with no dropping of audio level.

#### 3.13.2 DMA Sound

Connect an oscilloscope at the stereo output jacks. The setting should be 1 ms/division, 5 volts/division. There are four parts to this test. After observing the signals, proceed to the next part by pressing the space bar. In each case, the output signal amplitude should go from 0 volts to maximum amplitude in steps.

- a. Mono 1 kHz: Both channels output the same signal; it should approximate a sine wave and be 5-6 volts in amplitude.
- b. <u>Stereo 1 kHz/500 Hz</u>: Verify that the right and left channels have correct frequencies. As one channel increases in amplitude, the other channel decreases. Maximum amplitude is 5-6 volts.
- c. <u>Treble:</u> A 12.5 kHz signal is output on both channels. Maximum amplitude is about 6 volts.
- d. Bass: A 50 Hz signal is output on both channels. Maximum amplitude is about 6 volts.

#### 3.14 TIMING TESTS (T)

These tests are run at power-up as well as being selectable from the menu. The MFP timers, the GSTMCU timing for VSYNC and HSYNC, and the Memory Controller video display counters are tested. The video display test redirects display memory throughout RAM and verifies that the correct addresses are generated. Odd patterns may flash on screen as this test is run. There are two tests which check the bus timing for the 1772 and PSG chips. An error message is printed on the screen then the test is run. If the test passes, the message is erased. If not, a Bus Error will occur and the message will remain. If a terminal is connected to the RS232 port, the message will not be erased, but "Pass" will be printed.

#### 3.14.1 Timing Test Error Codes

- TO MFP Timer Error. One or more of the four timers in the MFP did not generate an interrupt on counting down.
- T1 Vertical Sync. GSTMCU is not generating vertical sync in the required time period.
- T2 <u>Horizontal Sync.</u> GSTMCU is not generating horizontal sync in the required time period.
- T3 <u>Display Enable.</u> GSTMCU is not generating DE output or the MFP is not generating an interrupt.
- T4 <u>Video Counter Error.</u> The memory controller is not generating the correct addresses for the display. This will result in a broken-up display in some or all display modes.
- T5 PSG Bus Error. The PSG chip is defective.
- T6 1772 Bus Error. The 1772 chip is defective.

#### 3.15 DMA TESTS (D)

our sectors (2048 bytes) of data are written to the RAM on the port test fixture via high speed DMA, then read back and verified. This test is repeated many times for RAM addresses throughout the range of RAM.

#### 3.15.1 DMA Test Error Codes

- DMA Timed Out. No DMA occurred due to faulty DMA Controller, GSTMCU, or Memory Controller, or the HDINT interrupt was not processed by the MFP. The failure can be isolated by seeing if the DMA Controller responds to HDRQ from the test fixture with ACK. Verify the MFP by seeing that the HDINT input causes an INTR output from the MFP.
- D1 <u>DMA Counter Error.</u> The number of bytes transferred was incorrect. The Memory Controller or DMA Controller is bad.
- D2 <u>Data Mismatch Error.</u> The data received from the DMA port was not the same as the data sent. Replace the DMA Controller If the problem persists, check the data

lines to the port for opens and shorts. A third possibility is that a defective 1772 is loading the bus.

D3 DMA Controller Not Responding.

#### 3.16 FLOPPY DISK TESTS (F)

In a single test mode, a menu is displayed showing seven options:

- 1. Quick Test. For each disk installed, formats, writes, and reads tracks 0, 1, and 79 of side 0. If double sided, formats and writes track 79 of side 1 and verifies that side 0 was not overwritten. If no disks are installed, checks to see what drives are online and if they are double or single sided. To assure that the drives are correctly tested, the operator should install menu option 6 before calling the test. Once the test is run, the drives become installed, and will be displayed on the menu screen.
- 2. Read Track. Continuously reads a track, for checking alignment with an analog alignment diskette. The choice of track to be read may be input by the operator. If [Return] is pressed without entering a number,
- 3. Interchangeability Test. Checks to see if diskettes from two disk drives each can be read by the other disk drive.
- **4. Disk Exerciser.** A more thorough disk test; tests all sectors used on the disk for an indefinite period of time.
- 5. Copy Protect Tracks. Tests tracks 80-82, which are used by some software companies for copy protection. Not all manufacturers disk drives will write to these tracks.

**Note:** This test is for information only and should not be used to reject a mechanism.

- 6. **Test Speed**. The rotational speed of the drive is tested and displayed on the screen as the period of rotation. The acceptable range is 196-203 milliseconds. The highest and lowest values measured are displayed. The test stops when any key is pressed.
- 7. Install Disks. Specify how many and what type of disk drives to test.

One additional test which can be performed is testing the write protect detection. Slide the write protect tab to the protected position, and run test #1. You should see "F5 Write Protected" displayed if the drive has been installed, or "Unable To Write Disk" displayed if the drive has not been installed.

If more than one test is selected from the Main Menu, the Floppy Menu will not appear, but the Quick Test will be selected automatically.

## 3.16.1 Floppy Disk Test Error Codes

No Floppies Connected – The controller cannot read index pulses. The cable may be improperly connected, or the drive has no power, or the drive is faulty.

- Prive not selected. Drive was installed, but failed attempting restore (seek track 0). Check connection of cables, power to drive. Verify that the light on the front of the drive goes on. Listen for the sound of the head seeking (the slide on the diskette should open). If all this occurs, TR0 (pin 23 on the 1772) should go low. If so, check for an interrupt on pin 28 of the 1772. If none, replace the 1772. Else trace the interrupt to the MFP, verify that the MFP responds by asserting INTR. If the drive is not being selected (no light), check the PSG chip. Pin 20 should go low when drive A is selected, and pin 19 should go low when drive B is selected. If not, replace the PSG.
- F1 <u>Error of previous version</u> that has been deleted. Error message now says "Error Writing" (or reading or formatting), and displays a more specific error message, e.g., "F9 CRC error."
- F2 <u>Error of previous version</u> that has been deleted. Error message now says "Error Writing" (or reading or formatting), and displays a more specific error message, e.g., "F9 CRC error."
- F3 <u>Error of previous version</u> that has been deleted. Error message now says "Error Writing" (or reading or formatting), and displays a more specific error message, e.g., "F9 CRC error."
- F4 Seek Error. Verify that the STEP, MO, and DIRC outputs from the 1772 are sent to the drive. Probable failure in the 1772, but the drive is also suspect.
- Write Protected. Check the write protect tab on the diskette. If OK, verify that the WP input (1772, pin 25) is getting low during the test; if it is then the 1772 is defective; if not, the problem is with the disk drive.
- F6 Read Compare Error. Data read from the disk was not what was supposed to be written. Check in the following order: diskette, disk drive, 1772, and DMA Controller.
- F7 DMA Error. DMA Controller could not respond to a request for DMA. Replace the DMA Controller. If error persists, check FDRQ while running the test. It should normally be low and go high with each data byte transferred. If stuck high, push the reset button and verify that MR (1772, pin 13) goes low. If not, trace RESET to its source. If MR is OK, but FDRQ is still stuck, replace the 1772.
- -8 <u>DMA Count Error.</u> Replace the Memory Controller, if that does not fix it, replace the DMA Controller.
- F9 CRC Error. The diskette or disk drive may be bad, else replace the 1772.
- FA Record Not Found. The 1772 could not read a sector header. May be a bad diskette, drive or 1772. If the test fails drive A but not drive B, the 1772 is not at fault (likewise fails B but not A).
- FB Lost Data. Data was transferred to the 1772 faster than the 1772 could transfer data to the DMA Controller. If DMA Port passes the test, the 1772 is probably bad. The DMA Controller could also be at fault.
- FC <u>Side Select Error Single Sided Drive</u>. The test tried to write both sides of the diskette, but writing side 1 caused side 0 to be overwritten.
- FD <u>Drive Not Ready.</u> The format/write/read operation timed-out. Probably a bad disk drive. Verify by checking another drive. Could also be a faulty 1772.

## 3.17 PRINTER AND JOYSTICK PORT TESTS

The ST Port Test Fixture and STE Game Port Test Fixture must be properly connected for this test.

The port test fixture is used to test the parallel printer port, DMA, and joystick ports. The parallel port test writes to a latch on the test fixture and reads back data. The joystick port tests output data on the parallel port, which is directed through the test fixture to the joystick ports. The keyboard reads the joystick data in response to commands from the CPU. The cables connecting the joystick ports to the test fixture must not be reversed, or the printer and joystick tests will fail.

The game controller port test simulates joystick direction input, fire button input, paddle controller input, and light gun inputs. The STE game port test fixture used the joystick outputs and control lines from the STE Port Test Fixture to generate the signals input to the STE.

# 3.17.1 Printer/Joystick Error Codes

- Printer Port Error. Data read from the printer port was not what was written. Verify that the data lines on the PSG chip (pins 6-13) are toggling when the test is run. If not, run the RS232 test. If the RI-DTR and DCD-DTR errors occur, the chip is probably not being selected. Check if the chip selects are being activated and the 2 MHz clock is present. If the PSG is selected and not outputting signals, replace it. If the data lines toggle, verify continuity. Also verify that J11 (Joystick 0) pin 3 is pulled up. Verify the test fixture is good by testing another computer. If it is OK, replace the PSG
- P1 Busy Input Error. The input to the MFP is not being read, or the STROBE output from the PSG is not functioning, or Joystick 0 pin 3 is not connected. If the P0 error also occurs, see handling for that. Otherwise, look for a signal arriving at MFP pin 22 from J5 pin 11. If no signal at J5, the test fixture may be bad. Verify with another computer.
- Joystick Port 0. The keyboard input is not functioning. If the busy input error occurs, fix that first. Otherwise, replace the keyboard. If error persists, check continuity from J11, pins 1, 2, 3, 4 to J12 pins 12, 10, 9, 8 respectively.
- Joystick Port 1. The keyboard input is not functioning. If the busy input error occurs, fix that first. Otherwise, replace the keyboard. If error persists, check continuity from J11, pins 1, 2, 3, 4 to J12 pins 7, 5, 4, 3 respectively.
- Joystick Time-Out. Joystick inputs were simulated by outputting data on the printer port and routing it via the test fixture to the joystick ports. Joystick inputs are detected by the keyboard and sent to the CPU via the 6850. This error can be caused by printer port failure (code P0), keyboard failure, keyboard-CPU communication line 1, or a faulty test fixture. If the power-up keyboard test passes, this eliminates any problem with keyboard-CPU communication.
- Left Button Input. If P1 error occurs, fix that first. Otherwise replace the keyboard. On the STE, also check continuity from J10 pin 6 to J12 pin 11.
- Hight Button Input. If P1 error occurs, fix that first. Otherwise replace the keyboard. On the STE, also check continuity from J10 pin 6 to J12 pin 6.

- Aux Joystick Direction. Game controller port (J500, J501) direction bits. U511 is used to drive the input via the test fixture. The hexadecimal data following corresponds to the bits read from latches U510 and U512, where a 1 indicates an error. For example, 0002 indicates an error at J500 pin 3.
- J6 Aux Fire Button. Fire buttons are read from U509. Signal is driven via the test fixture from the output of U511.
- J7 Paddle. The inputs are driven by either 5V/100 ohms or 5V/1M on the test fixture. This current charges the RC network on the STE, varying the output pulse of the LM556. The pulse width is measured by the GSTMCU chip.
- Light Gun. The light gun (XPEN) input is toggled at three points on the screen (the video address counter is used to find the position of the screen). The MCU should return the X/Y coordinates of the screen position. If the XPEN signal is toggling and this error occurs, there is a problem with the GSTMCU.

## 3.18 MONOCHROME MONITOR (H)

If this test is selected while a color monitor is connected, a message is displayed to connect the monochrome monitor. The CPU waits for an interrupt from the MONOMON input to the MFP, and when received (the operator connects the monochrome monitor), changes the display to high resolution. The display screen will reverse every two seconds. When the operator sees the display is correct, he unplugs the monochrome monitor and re-connects the RGB monitor and the display should return to normal.

## 3.19 HARD DISK WRITE/READ (J)

This tests the hard disk interface by writing and reading one complete track of the hard disk. It is not intended to test the hard disk drive, but tests the computer DMA circuitry. The test has been found to be more effective than the DMA test for some types of failures; these show up as "Data Compare" errors.

The test program will save the data on the cylinder used for testing and restore the data when the test is done (when "quit" or "park heads" is selected).

NOTE: Always back up the hard disk before running this test. Bad hardware can still destroy the data on the disk.

The test will run until the operator presses the [Esc] key. There is no "Pass" condition. A failure will usually show up within a few seconds if it is going to occur at all. The following messages can appear if there is an error:

Controller Not Responding There is no communication between the computer and hard disk. Cycling power on the hard disk may correct this condition.

Operation Timed Out The computer sent a command, which was accepted by the hard disk, but the hard disk did not return a completion code in time.

Command Error The hard disk attempted to execute a command, but an error occurred in the hard disk.

**DMA Count Error** After completing a data transfer, the byte count of the data in the computer memory controller was incorrect.

Data Compare Error This is followed by the data written to the disk and the data read from the disk. The error is the condition this test was meant to detect. The circuitry involves the custom LSI chips (GSTMCU, Memory Controller, and DMA Controller). The comparison is done by the CPU, and it has found an error in the read/write buffers in memory.

## 3.20 GRAPHICS CHIP BLIT (G,Y)

Two tests are available for this chip. The "Short BLiT Test" checks the ability of the BLiTTER to move blocks of memory around and perform logical operations on the data. No patterns appear on the screen. If an error is detected, one of the error codes (G1-G12) is displayed.

In the "Long BLiT Test", a triangle is drawn on the screen and rotated 180 degrees until a rectangle is formed. If a color monitor is used, two identical images will be drawn. If an error occurs, a message will appear telling you to replace the BLiTTER.

Corrective action for any error is the same:

- a. Verify the jumpers for the BLiT chip are installed correctly.
- **b.** Replace the chip (and if that does not cure the problem, replace the 68000).

#### 3.21 ERROR CODES QUICK REFERENCE

This is a brief summary of all error codes which may occur when running the diagnostic.

## 3.21.1 Initialization

Error occuring before the title and menu appear. (see section 3.5.1)

- I1 RAM data line is stuck.
- 12 RAM disturbance. Location is altered by write to another location.
- 13 RAM addressing. Wrong location is being addressed.
- 14 MMU error. No DTACK after RAM access.
- 15 RAM Sizing Error. Uppermost address fails.
- Bus Error Handling Failed. Bus Error occurred (on purpose), but caused a crash (e.g. System was unable to read the vector from RAM).
- Bus Error not detected. Glue not asserting Bus Error or the signal is not reaching the CPU.

## 3.21.2 Exception (may occur at any time.)

- E1 Not used
- E2 Not used

- E3 Not used
- E4 Not used
- E5 Not used
- E6 Autovector Error. IPLO is grounded or 68000 is bad.
- E7 Spurious Interrupt. Bus error during exception processing. Device interrupted, but did not provide interrupt vector.
- E8 Internal Exception (generated by 68000).
- E9 Bad Instruction Fetch.
- Address Error. Tried to read an instruction from an odd address or read or write word or long word at an odd address. Usually this error is preceded by a bus error or bad instruction fetch.
- Bus Error. Generated internally by the 68000 or externally by GSTMCU. Usually caused by device not responding. Displays the address of the device being accessed.

#### 3.21.3 RAM

- R0 Error in low memory, possibly affecting program execution.
- R1 Error in RAM chip.
- R2 Address Error. Bad RAM chip or Memory Controller. Address line not working.
- R3 Address error at 64K boundary.
- R4 Error during video RAM test. Bad RAM chip.

## 3.21.4 Keyboard

- KO Stuck key.
- X1 Keyboard controller is not responding.
- K2 Keyboard controller reports error.

## 3.21.5 MIDI

- M0 Data not received.
- M1 Data received is not what was sent.
- M2 Data input framing error.
- M3 Parity error.
- M4 Data overrun. Byte was not read from the 6850 before next byte arrived.

## 3.21.6 Printer and Joystick/Game Ports

- P0 Printer port error.
- P1 Busy (printer port input) failed.
- JO Joystick port 0 failed.
- J1 Joystick port 1 failed.
- J2 Joystick (keyboard controller) timed-out.
- J3 Left button line failed.
- J4 Right button line failed.
- J5 Auxiliary joystick direction (game controller port).
- J6 Auxiliary fire button (game controller port).
- J7 Paddle (game controller port).
- J8 Light gun (game controller port).

#### 3.21.7 RS232

- S0 Data not received.
- S1 Data received is not what was sent.
- S2 Data input framing error.
- S3 Parity error.
- S4 Data overrun. Byte was not read from the MFP before the next byte arrived.
- S5 IRQ. The MFP is not generating interrupts for transmit or receive.
- S6 Transmitter error MFP
- S7 No interrupt from transmit error (MFP).
- S8 No interrupt from receiver error (MFP).
- S9 DTR-RI. These signals are connected by the loopback connector. Changing DTR does not cause change in RI.
- SA DTR-DCD. Same as S9 for these signals.
- SB RTS-CTS. Same as S9 for these signals.

## 3.21.8 DMA

- D0 Time-out. DMA did not take place, or interrupt not detected.
- D1 DMA Count Error. Not all bytes arrived. Possible Memory Controller or GSTMCU error.
- D2 Data Mismatch Error.
- D3 DMA Controller not responding.

# 3.21.9 Timing

- TO MFP timers failed.
- T1 Vertical sync timing failed.
- T2 Horizontal sync failed.
- T3 Display Enable Interrupt failed.
- T4 Memory Controller video address counter failed.
- T5 PSG Bus test. PSG chip is causing a bus error by staying on the data bus too long.
- T6 1772 Bus test. 1772 chip is causing a bus error by staying on the data bus too long.

# 3.21.10 Floppy Disk Drive

- FO Drive offline. Not responding to restore (seek track 0).
- F1 Format error. The message will say "error writing" (or reading) and display the specific error found.
- F2 Error Writing. Gives specific error found.
- F3 Error Reading. Gives specific error found.
- F4 Seek error.
- F5 Write protected.
- F6 Data compare. Data read not equal to data written.
- F7 DMA error.
- F8 DMA count error (GSTMCU).
- F9 CRC error.
- **FA** Record not found.
- FB Lost data.
- FC Side select error.
- FD Drive not ready. Timed-out performing the command.

## 3.21.11 BLITTER

- G1 Halftone RAM (internal RAM in BLiT chip).
- G2 Endmask.
- G3 Operation.
- G4 Halftone Op.
- G5 Skew.
- G6 Reverse Bit.
- G7 Force Extra Source Read.

- G8 Smudge.
- G9 X Count.
- GA Y Count.
- GB Time-out.
- GC Address Count.

BUS ERROR during BLiT Test - Replace BLiTTER chip.

## SECTION FOUR: DISASSEMBLY/ASSEMBLY

#### 4.1 STE DISASSEMBLY

Use the following procedure to disassemble the STE. Refer to Assembly Drawing, Section 6.

## 4.1.1 Top Cover/Keyboard Removal

- 1. Turn unit upside down.
- 2. Remove the 6 screws from the square holes. These fasten the top case to the bottom. If the printed circuit board is to be exposed, or the disk drive is to be removed, also remove the three screws from the round holes. These hold the disk drive in place.
- 3. Turn the unit upright and remove the top case.
- 4. Remove the keyboard by unplugging the keyboard harness connector located in the right front corner.

#### 4.1.2 Disk Drive Removal

Remove the the screws in the round holes. Lift the disk drive slightly and unplug the power harness connector and the ribbon cable.

## 4.1.3 Power Supply Removal

The power supply may be left in place and the upper shield removed in one piece for troubleshooting, as follows:

- 1. Remove one screw on the right side of the power supply shield. Remove three screws from the back panel EMR shield to the power supply shield.
- 2. Straighten the two twist tabs.
- 3. Lift off the power supply shield from the rear.
- 4. Unplug the wire harness connector in the right front corner of the power supply.
- 5. Remove two screws at front corners of power supply.
- 6. Lift the power supply up out of the main assembly.

## 4.1.4 Removal of Main Assembly from Bottom Case

- 1. Remove three screws from the front of the shield/printed circuit board assembly.
- 2. If power supply has not already been removed, remove the two screws securing the power supply to the case at the front corners of the power supply. This can be done by inserting a screwdriver through the holes in the power supply shield or by removing the shield.
- 3. Lift the assembly up from the front and pull forward.

#### 4.1.5 Removal of Shield from Printed Circuit Board

- 1. Straighten twist tabs (usually four).
- 2. Remove copper tape (if present).
- 3. Lift upper shield straight up.

**Note:** Now that the major components are exposed, this is a convenient configuration for troubleshooting. The keyboard and disk drive may be reconnected and placed off to the side if those components are needed.

4. Lift printed circuit assembly away from bottom shield. It may be necessary to pull the twist tabs away from the board slightly.

#### 4.2 STE RE-ASSEMBLY

- 1. Place insulation panel on Bottom Shield.
- 2. Place Main Board on top of Bottom Shield over insulator panel.
- 3. Plug in power supply connector and position power supply with tabs in slots.
- 4. Align tabs on bottom shield with slots on top shield and fit top shield over main assembly. Twist the tabs to lock in place.
- 5. Place assembly in lower plastic case.
- 6. Fasten the power supply to the bottom case at both front corners with two screws. This can be done with the power supply shield in place, using a magnetized screwdriver to hold the screw, or by by removing the shield.

If power supply shield was removed from main shield, position it over the power supply. Front tabs slide under slots. Twist rear tabs and replace the screw.

Replace three screws holding back panel EMR shield to the power supply shield.

- 7. Plug disk drive power and ribbon cables into drive (cables go under shield), and position drive over standoffs.
- 8. Replace four screws at the front edge of the main assembly.
- 9. Connect keyboard harness to main board through the opening in the upper shield, and place keyboard on the supporting ribs of the bottom case.
- 10. Place the top cover over the assembly.
- 11. Turn over the assembly and replace the nine screws. The three longer screws go in the round holes to secure the disk drive.

**Warning:** It is strongly recommended that the computer be retested once in plastic to make sure that the reassembly was done correctly and there are no shorts to the shield.

## **SECTION FIVE:** SYMPTOM CHECKLIST

This section gives a brief summary of common problems and their most probable causes. For more detail, refer to the section of troubleshooting in this document, or the Diagnostic Cartridge Troubleshooting Guide.

#### 5.1 DISPLAY PROBLEMS

Symptom	Probable Cause
Black Screen	No power (check LED), bad GSTMCU chip, bad Video Shifter. See Section 3.3: Troubleshooting a Dead Unit.
White Screen	Video Shifter, GSTMCU, Memory Controller, DMA Controller, 68000. Use diagnostic cartridge with terminal connected via RS232 port.
Dots/Bars on Screen	RAM, Memory Controller, Video Shifter. Use the diagnostic cartridge.
One Color Missing	Video cable or connector. Video summer, buffer, Video Shifter. Check signals with oscilloscope.
Monochrome Monitor Fails to Synch but Color Monitor Okay	Verify that the monochrome monitor detect bit is being grounded when monochrome monitor is plugged in. Check MFP GPIP bit 7; replace MFP.
Scrambled Screen	GSTMCU, Memory Controller. Use diagnostic cartridge.
TV Output Bad	Modulator, phase locked loop. Trace signal with

oscilloscope.

# 5.2 DISK DRIVE PROBLEMS

Symptom	Probable Cause
Disk Won't Boot	Power supply, 1772, DMA Controller, PSG chip, disk drive external ACSI buffer, external HD IRQ lines shorted to ground. See if Select light goes on, if not, check PSG outputs. Listen for motor spinning. If not, check power supply. Swap disk drive or try external drive. If not working, check DMA Controller 1772 with diagnostic chart.
Disk Won't Format:	1772, DMA Controller, disk drive.
System Crash after Loading Files	Data on diskette, disk drive, 1772, DMA, or GSTMCU. Swap diskette, retry. Use diagnostic cartridge to check

#### 5.3 KEYBOARD PROBLEMS

Symptom

Probable Cause

Red Screen: Keyboard

not responding

Bad keyboard, 6850, MFP.

#### 5.4 MIDI PROBLEMS

Symptom

Probable Cause

Red Screen: Error Codes M0, M1, M2, Bad opto-isolator chip, 6850, inverter (74LS06). See Section 3.11.1

M3. or M4

## 5.5 RS232 PROBLEMS

**Symptom** 

Probable Cause

Red Screen: Error Codes S0 through SB Bad MFP, 1489 receiver, 1488 driver, or PSG chips, ±12 VDC:DC inverting power supply. See Section 3.12.1.

#### 5.6 PRINTER PORT PROBLEMS

**Symptom** 

Probable Cause

Red Screen: Error Codes P0. P1:

Bad PSG, MFP chips. See Section 3.17.1

**Shadow Printing** 

Bad ASCI port cables, terminator resistors, bad LS244.

LS245 drivers.

## HARD DISK PORT PROBLEMS

Symptom

Probable Cause

Red Screen: Error Codes D0, D1, D2

Bad DMA Controller, Memory Controller, 1772 (loading the

bus). See Section 3.15.1

## 5.8 DMA SOUND

**Symptom** 

Probable Cause

No Sound

+8V regulator, ±supplies, 1992 Volume Control, R542,

R543

## SECTION SIX: DIAGNOSTIC FLOW CHARTS

This section summarizes in diagrammatic form the steps taken in troubleshooting the STE using the diagnostic cartridge. The details of using the cartridge are not shown; this shows the context in which the cartridge would be used, including some problems for which the cartridge would not be useful. Usage of the cartridge is covered in the troubleshooting guide. In general, the user would run all tests, look up errors in the troubleshooting guide, and take the action recommended.

Although a thorough understanding of the system may be necessary in solving some problems, in most cases following the flowchart, reading the documentation on the diagnostic cartridge where necessary, and swapping out the indicated component(s) will result in repair of the problem.

## **6.1 REPLACEMENT PROCEDURES**

Where replacement is indicated, replace the component (if more than one is indicated, replace one at a time) with a known good part. If other components are later replaced, verify whether the first part is good by replacing it in the system once the system has been repaired.

#### 6.2 HANDLING OF INTEGRATED CIRCUITS

Warning: Extreme care should be taken when handling the integrated circuit chips. They are very sensitive to static electricity and can easily be damaged by careless handling. Keep chips in their plastic carriers or on conductive foam when not in use. The operator handling such components should wear a properly grounded ground strap and work on a properly grounded conductive surface.




Figure 6-1: STE Diagnostic Flow Chart




Figure 6-2: STE Diagnostic Flow Chart




Figure 6-3: STE Diagnostic Flow Chart




Figure 6-4: STE Diagnostic Flow Chart

# SECTION SEVEN: PARTS LIST

ASSY NO: CA	<b>\400338-201</b>	ı
-------------	--------------------	---

PART NUMBER	DESCRIPTION	LOCATION/QUANTITY
CA200133-001 1	ASSY CABLE COAXIAL (NTSC)	1
C070349-001	CORD AC WITH POLY BAG	1
CA400607-001	DISK LANGUAGE USA IDD	1
C026406-001	MANUAL OWNER'S	1
C100536-001	MANUAL BASIC MEGA/ST/STE	1
C100971-001	MANUAL PCM1 ENG.	1
C300986-001	MANUAL ADDENDUM STE ENG.	1
CA070025-	MOUSE MEGA/ST/STE	1
CA400339-201	ASSY MAIN 1040 STE W/MOD USA	1

#### ASSY NO: CA400339-201

PART NUMBER	DESCRIPTION	LOCATION/QUANTITY
CA400343-003	ASSY TOP CASE 1040 STE	1
CA400344-001	ASSY BTM CASE NTSC	1
C301430-001	SHIELD REAR STE FCC USA/CAN/GE	1
CA400340-111	ASSY PCB 1040 STE USA WIMOD	1
CA070059-003	ASSY PSU 110V STE USA/CAN	1
`A070057-005	ASSY K/B CAN ST	1
C103704-001	FDD 1MB 3.5" SONY W/LED	1

#### ASSY NO: SE400340-111

PART NUMBER	DESCRIPTION	LOCATION/QUANTITY
CA400329-101	ASSY PCB SUB STE NTSC W/MOD	
CA400366-001	ASSY TOS ROM 1.62 USA STE	U102 - 103
CA400495-001	ASSY SIM 256K x 1 x (8) DIP	U600 - 603

#### ASSY NO: CA400366-001

PART NUMBER DESCRIPTION LOCATION/QUANTITY

C301163-002 IC TOS ROM 1.62 USA HI STE U102

C301164-002 IC TOS ROM 1.62 USA LO STE U103

#### ASSY NO: CA400495-001

PART NUMBER DESCRIPTION LOCATION/QUANTITY

C398152-001 PCB SIMM 256K x 8 DIP STE 1

C101743-002 IC DRAM 256K x 1 120 NS 16P 8

#### ASSY NO: CA400329-101 DESC: PCV SUB ASSY STE WIMODULATOR

PART NUMBER	DESCRIPTION	LOCATION/QUANTITY					
C300780-001	SCHEMATIC DIAGRAM						
CA070023-009	ASSY CABLE 4P CONN 280 MM	J302					
CA070024	CABLE FLAT ASSY 34P	J303					
CO70335	BANDAGE PLATE						
CO25993	CRYSTAL 2.4576 MHZ	Y200					
C398066-001	OSC 8.010613 MHZ	U303					
C398068-001	OSC 32.215905 MHZ	U402					
CO19748	IC 555 TIMER 8P	U104					
C398739-001	IC DMA CONTL 4140 40P	U300					
CO25983	IC YM-2149 SOUND 40P	U202					
C025984	IC 68901 MFP 48P	U203					
C025985	IC 6850 ACIA 24P	U200,201					
C025986	IC MC1488 RS232C DRIVER 14P	U206					
C025988	IC PC900 PHOTO COUPLER 6P	U208					
CO25989	IC LM556 DUAL PRECISION 14P	U513,514					
CO26028-002	IC 1772 FDD CONTROLLER 28P ST	U301					
C070447	IC TL497A SW REGULATOR 14P	U204,205					
CI00117	IC MC1377 ENCODER 20 PIN	U403					
C101609-006	IC 7406 DIP 14P	U210,305					

C101610-257	IC 74S257 DIP 16P	U405				
C101611-004	IC 74LS04 DIP 14P	U211				
C101611-074	IC 74LS74 DIP 14P	U304,306				
C101611-086	IC 74LS86 DIP 14P	U209				
C101611-164	IC 74LS164 DIP 14P	U900				
C101611-244	IC 74LS244 DIP 20P	U307,509,510,512,632				
C101611-245	IC 74LS245 DIP 20P	U302				
C101611-373	IC 74LS373 DIP 20P	U511				
C101643	IC ST BLITTER CUSTOM 68 PIN	U101				
C101739-001	IC 1489A RS-232C RECEIVER 14P	U207				
300259-257	IC 74F257 DIP 16P	U405				
C300259-374	IC 74374 DIP 20P	U500,501				
C300588-001	IC STESHFTR 84P NATIONAL	U401				
C398055-001	IC LF347 14P	U504,507				
C398056-001	IC MF4-100 8P	U505,506				
C398057-001	IC DAC0802 16P	U502,503				
C398058-001	IC LMC1992 28P	U508				
C398061-001	IC 68000 PLCC 68P	U100				
C070734-002	IC LM78L82 VOLTAGE REGULATOR 3P	Q500				
34-2N3904	IC TRAN 2N3904 3P	Q400 - 404				
C101008-472	RES NET 4.7K 5% 9P BUS	P101-103, 500-502				
C070448	RES NET SIP 10K 9P	P104,105,600				
C101008-122	RES NET 1.2K 9P	P100				
C070157-004	CAP ELEC 47UF 16V RA	C566,567				
C398121-001	CAP ELEC 47UF 16V 20% RA	C416				
C398069-001	CAP 15UF 25V +/-2 RA TANTL 0%	C420,424,426				
C070157-005	CAP ELEC 100UF 16V RA	C423,417				
C070157-008	CAP ELEC 470UF 16V RA	C415				
C070450-001	CAP ELEC 4.7UF 25V 20% AX NPO	C202,204,205,215				
C070450-002	CAP ELEC 10UF 35V 20% RA	C100,542				
C070450-008	CAP ELEC 470UF 3 5V 20% AX	C216				
C070499-001	CAP ELEC 22UF 16V +-20% AX	C102				

C070499-003	CAP ELEC 47UF 16V 20% AX	C508,520,525,529,535 537,541,C543,544,546, 547					
C070499-004	CAP ELEC 100UF 16V	C107,110,600,558, 561,564					
C070566	CAP ELEC 1UF 50V	.C433					
C101205-472	CAP ELEC 4700UF 16V AX	C103					
C070741-007	CAP MICA 680PF 50V +-5% RA	C526,532,539,548					
C101403-102	FILTER NOISE TDK	L200-202,204-207,209- 227,511-527, L300-310, 404-409,504-507,509,510					
C070241-002	FILTER NOISE *ALT* ZJS5101-02						
C100091-002	FILTER NOISE *ALT* DSS306-55B 102M						
C101403-002	FILTER NOISE *ALT* ZJSR5101-102						
C101404-002	FILTER NOISE *ALT* STB102KB						
C100210	L403						
C100209	DELAY LINE 3.58 MHZ	DL1					
C070119	SW PUSH SP J312U	S100					
C100184	RF MODULATOR ST NTSC	ST MOD					
C014386-13	SKT UC IUO 32 POS	U102,103					
C070120-002	SKT 68P PLCC	U100,101					
C070718	PLCC STOPPER 68P						
C100384-001	CONN SKT PLCC 84P STG	U401					
C398063-001	UC SOCKET SIMM 30P	U600,603					
C070033	CONN DIN 5P MIDE I RIGHT ANGLE	J200,201					
C070129	CONN 40P RIGHT ANGLE	J103					
C070130-002	CONN DB19S HARD HOOK TYPE	J301					
C070131	CONN DIN FLOPPY DISK 14P	J304					
C070132-002	CONN DB 25P RS232C HOOK TYPE	J204					
C070133-002	CONN D 25B FEMALE RT-ANGLE	J203					
C070134	CONN 13P DIN VIDEO	J400					
C070445	CONN SINGLE INLINE 6P	J100					
C070446	CONN SINGLE INLINE 8P	J202					
C398064-002	CONN D SUB 15P 3 ROW FEMALE	J500,501					

C398065-001

CONN PHONO RIGHT ANGLE

J502,503

C100287-070

WIRE SOLID AWG26 200MM

#### ASSY NO: SB400329-101

PART NUMBER	DESCRIPTION	LOÇATION
C060607	DIODE 1N4148	D100,200-203
31-1N914		
C060629	RES JMPR 0	R405,451,459
C101004-1002	RES MF AX 10K 1%1/4W	R501-504,505,506, 510-515
C101004-1003	RES MF AX 100K 1% 1/4W	R545,546
C101004-1801	RES MF AX 1.8K 1% 1/4W	R507,516
C101004-8201	RES MF AX 8.2K 1% 1.4W	R500,508,509,517
14-5010/A	RES CF 1 5% 1/4W	R211
14-5100/A	RES CF 10 1/4W 5% AX	R542,543
14-5101/A	RES CF 100 1/4W 5% AX	R441
14-5102/A	RES CF 1K 1/4W 5% AX	R102,107,209,220, 300-306,406,413,421, 429,430,440.442,470,541, 540,R520,533,463
14-5103/A	RES CF 10K 1/4W 5% AX	R100,103105,210,525, 527,530,538
14-5105/A	RES CF 1M 1/4W 5% AX	R518,521,528,535
14-5122/A	RES CF 1.2K 1/4W 5% AX	R106,208,213,431
14-5123/A	RES CF 12K 1/4W 5% AX	R101,206,411,416,422
14-5101/A RES CF 100 1/4W 5% AX 14-5102/A RES CF 1K 1/4W 5% AX  14-5103/A RES CF 10K 1/4W 5% AX  14-5105/A RES CF 1M 1/4W 5% AX  14-5122/A RES CF 1.2K 1/4W 5% AX		R448
14-5152/A	RES CF 1.5K 1/4W 5% AX	R412,417,424,452
14-5202/A	RES CF AX 2K 1/4W 5%	R408,423,433
14-5221/A	RES CF AX 220 1/4 5%	R200,202,204,205, 207,307
14-5222/A	RES CF AX 2.2K 1/4W	R109,R119,120
14-5270/A	RES CF AX 27 1/4W 5%	R438
14-5274/A	RES CF 270K 1/4W 5%	R590,591
14-5302/A	RES CF 3K 5% 1/4W	R414,418,426

		•
14-5362/A	RES CF AX 3.6K 1/4W 5%	R524,537
14-5392/A	RES CF AX 3.9K 1/4W 5%	R214
14-5470/A	RES CF AX 47 1/4W 5%	R308-311
14-5471/A	RES CF AX 470 1/4W 5%	R519,523,529,536
14-5472/A	RES CF AX 4.7K 1/4W 5%	R110,201,215-219,472
14-55R1/A	RES CF AX 5.1 1/4W 5%	R203
14-5513/A	RES CF AX 51K 1/4W 5%	531,539,471
14-5562/A	RES CF AX 5.6K 1/4W 5%	R469
14-5622/A	RES CF 6.2K 5% 1/4W	R415,419,428
14-5680/A	RES CF AX 68 1/4W 5%	R312-323,454,455, 457,458,460,461,462, 464,465,466
14-5750/A	RES CF 75 5% 1/4W	R407,409,410,420,425 427,432,434,R436,439
14-5821/A	RES CF 820 5% 1/4W	R467,468
C014179-05	CAP CER 47PF 50V 5%	C421
C014179-30	CAP CER 30PF 50V +-5% AX CH	C219,220,130
C014180-17	CAP CER .001UF 25V	C427,505,506,509, 510,517,518,521
C014180-18	CAP CER V.01UF 25V 20% AX	C503,515,101,540,527 533,549,430
C014180-25	CAP CER 8200PF 50V 20% AX	C528,531,534,538
C014181-05	CAP CER .22UF 50V -20+80% AX	C633-636
C014181-07	CAP CER .47UF 25V +80-20% AX	C411
C0770149-008	CAP CER 100PF 50V 5% SL AX	C222-225
C070290-001	CAP CER 150PF 50V 10% AX	C208
C070290-004	CAP CER 270PF 50V 10% AX	C218
C070290-005	CAP CER 330PF 50V 10% AX	C209
C070480-001	CAP CER .1UF 25V AX -20+80% Z	C104-106,108,109, 111-114,200,201,226 C300-307,402-406,409, 412-414,419,C500-502, 504,507,511-514,516,519, C523,524,632,206,203, 559,562,565,C207,210, 214,217,221,227-230, 422,C550-557,428,429, 900,536
C014384/A	IND FERRITE BEAD AD	L100,401,402,500-503

410,508,510

C070471-002

IND 220UH 10% AX

L208

C101401-221

IND 220UF AX

L203

ASSY NO: SD400329-001

PART NUMBER

DESCRIPTION

LOCATION/QUANTITY

SA400429-001

ASSY SMD STE W/MOD

1

SB400329-101

ASSY SEQ STE NTSC W/MOD

1

ASSY NO: SA400329-001

PART NUMBER

DESCRIPTION

LOCATION/QUANTITY

C300779-001

PCB STE BLANK

1

C300589-001

IC STE MCU GLU 144P

U400

## SECTION EIGHT: GLOSSARY

1772 Floppy Disk Controller.

6850 Also ACIA (Asynchronous Communication Interface Adapter). Each one provides an asynchronous communications channel. In the STE, there are two 6850s, one for keyboard communication, and one for MIDI communication.

68901 See MFP.

BUS ERROR GSTMCU has asserted BERR to inform the processor that there is a problem with the current cycle. This could be due to a device not responding (for example, CPU tries to read memory but the Memory Controller fails to assert DTACK), or an illegal access (attempting to write to ROM). A bus error causes exception processing.

CPU The 68000 microprocessor.

**DMA** Direct Memory Access. Process in which data is transferred from external storage device to RAM, or from RAM to external storage. Transfer is very fast, and takes place independent of the CPU, so that the CPU can be processing while DMA is taking place. GSTMCU arbitrates the bus between the CPU and DMA.

**DMA CONTROLLER** Atari proprietary chip which controls the DMA process. All disk I/O goes through this device.

**EXCEPTION** A state in which the processor stops the current activity, saves what it will need to resume the activity later in RAM, fetches a vector (address) from RAM, and starts executing at the address vector. When the exception processing is done, the processor will continue what it was doing before the exception occurred. Exceptions can be caused by interrupts, instructions, or error conditions. See also System Errors, or a 68000 reference for more detail.

GSTMCU Atari proprietary chip which ties together all system timing and control signals.

HALT State in which the CPU is idle, all bus lines are in the high-impedence state, and can only be ended with a RESET input. This is a bidirectional pin on the CPU. It is driven externally by the RESET circuit on power-up or a reset button closure, and internally when a double bus fault occurs. A double bus fault is an error during a sequence which is run to handle a previous error. For example, if a bus error occurs, and during the exception processing for the bus error, another bus error occurs, then the CPU will assert HALT.

HSYNC Timing signal for the video display. Determines when horizontal scan is on the screen, and when it is blank (retracing). The synchronization (approx. every 63 microseconds) It is also encoded onto IPL2..0 to cause a level 2 auto-vectored interrupt to the CPU.

**INTERRUPT** A request by a device for the processor to stop what it is doing and perform processing for the device. It is a type of exception. Interrupts are maskable in software, meaning they will be ignored if they do not meet the current priority level of the CPU. There are three priorities:

The highest are MFP interrupts, then VSYNC interrupts, and lowest are HSYNC interrupts. Interrupts are signaled to the CPU on the Interrupt Priority Level inputs (IPL0-2). See Theory of Operation, Main System, MFP, and GSTMCU.

MEMORY CONTROLLER Atari proprietary chip which handles all RAM accesses. See Theory of Operation, Main System and Video Subsystem for details.

MIDI Musical Instrument Digital Interface. An electrical standard by which electronic instruments communicate. Also, the logical system for such communication. In the STE, consists of a 6850 communication chip, driver and receiver chips (74LS04, 74LS05, and PC-900 optoisolator), and an MFP interrupt channel.

MFP Multi-Function Peripheral, aka 68901. Interrupt control, timers, and USART for RS232 communication. See Theory of Operation, Main System.

**MODULATOR** Device which modulates a composite video signal, combined with audio, onto an RF carrier for output to a television.

PHASE LOCKED LOOP Circuit which locks the horizontal sync signal onto the color burst reference frequency for accurate color on the T.V. Without this circuit, colors on the T.V. become unstable, flickering or shifting about on the screen.

PSG Programmable Sound Generator, also YM2149. Yamaha version of General Instruments AY-3-8910. Has two 8 bit I/O ports and three sound channels. Used in parallel port and audio.

RS232C Electrical standard for serial digital communication. Also the physical and logical device which performs communication using this standard. In the STE computers, consists of the MFP, PSG, 1488, and 1489 chips.

SUPERVISOR MODE State of the CPU in which it is allowed to access all hardware and RAM locations, and perform some privileged instructions. Determined by the state of a bit in the Status Register.


**USER MODE** State of the CPU in which certain instructions and areas in the memory map are disallowed (resulting in a privilege violation exception if attempted). See also SUPERVISOR MODE.


**VSYNC** Signal used for vertical synchronization of CRT display device. Occurs at 70 Hz (monochrome), or 50 or 60 HZ color.

YM2149 See PSG.

# SECTION NINE: SCHEMATICS AND SILKSCREENS


Assembly Drawing and Schematic Diagram






REV REVISIONS DESCRIPTION DATE APPROVED


5 PRELIMINARY RELEASE



	UNLESS OTHERWA	BE SPECIFIED	S.SIMOSON	4/11/90					
	ON LINER DIMENSIONS	ON ANGULAS DIMENSIONS		DATE	ATADI	ATAR	CORPORA	NOITA	A
520 STE	UNIDER 30 ±				AIAKI				
4160 STE	30 THRU 300 ±	±	ENGINEER	DATE	TITLE AS	SY PC	В		
2080 STE									
-	MATERIAL		APPROVED	DATE	200000000000000000000000000000000000000		10- XXX	1.0	REV 5
USED ON ORIGINAL MODEL	FINISH		APPROVED	DATE	9   0/	44000-	- NAN		<u> </u>
CATION	1				SCALE	$\smile$	SHEET X	OF '	3
	2080 STE	520 STE UNDER 30 ± 30 THRU 300 ± 0VER 300 ±	520 STE UNDER 30 ± ± 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ON LIMIER ON ANGULAR  ON LIMIER ON ANGULAR OHECKED  ON ANGULAR OHECKED  ON ANGULAR OHECKED  UNDER 30 ±  4160 STE  OVER 300 ±  OVER 300 ±  APPROVED  APPROVED  ORIGINAL MODEL FINISH  APPROVED	TOLERANCES  ON LINEER ON ANGULAR DIMENSIONS  ON LINEER DIMENSIONS ON LINEER DIMENSIONS ON ANGULAR CHECKED  DATE  4160 STE  OVER 300 ±  OVER 300 ±  TOLERANCES  S.SIMPSON 4/11/90  DATE  DATE  OVER 300 ±  APPROVED  DATE  OPERINAL  APPROVED  DATE  APPROVED  DATE	ON LINER ON ANGULAR CHECKED DATE  5.20 STE  UNDER 30 ±  1040 STE  OVER 300 ±  OVER 300 ±	ON LINER ON ANGLAR ON ANGL	SOUSTE OVER 300 ± ENGINEER DATE TITLE ASSY PCB OVER 300 ± TOVER 30	ON LIMBER ON ANGLAN ON ANGLAN ON ANGLAN ON CHECKED DATE OVER 300 ± DOVER 300 ±

NOTES—UNLESS OTHERWISE SPECIFIED:







re-

YGG 8.010813 HHz H301
VCC 1807
III 220 EXTERNAL FDD CONTROL ADDR<23: 1> 503EL DATA<15: 0> CLK8 XRESET SCLK Atari Corporation 1100 Berroges Ava, Bumnyvale, CA 8400 STe


BYZK COOK C300780-001 FRV
C ENBINEER C
CAN February 1.5 June 1 1972 X 9 V U Leet Reference: C312 D301 J305.L311 D301 R328 U309 W301 Y300


6





MEV	REVISIONS DESCRIPTION	DATE	APPROVED
В	PRODUCTION RELEASE		
C	REVISED PER ECR AS-0173		






		UNLESS OTHERW TOLERAS	BE SPECIFIED ICES	DRAWN BY	DATE							
	<b>_</b>	ON LIMER SHOIBHIND	ON ANGULAR DIMENSIONS	CHECKED	DATE	A	TARI ATARI	CORPORATIO	M			
		UNDER 30 ±	//			-	IAKI					
		30 THRU 300 ±	±	ENGINEER	DATE	TITLE	CHEMATIC DI	DIAGRAM STE				
		MATERIAL		APPROVED	DATE	8IZE C	C30078	0-001	C			
NEXT ASSY	ORIGINAL MODEL	FINISH		APPROVED	DATE				_			
APPLI	CATION					8CAL	.[	SHEET 6 OF	6			

Last Reference: C838 J800 P800 R802 U832 W807

287



ATARI

4115 KELLER SPRINGS ROAD SUITE 200

DALLAS, TEXAS 75244


STE


C300779-001

REV C


LAYER SS

SILKSCREEN





C REVISED PER ECO # 1314 5/17/19/1




ATARI
4115 KELLER SPRINGS ROAD SUITE 200
DALLAS, TEXAS 75244

STE C300779-001 REV C

LAYER SM1

COMPONENT SIDE SOLDERMASK




ATARI
4115 KELLER SPRINGS ROAD SUITE 200
DALLAS, TEXAS 75244

STE C300779-001


REV C

LAYER SM2

SOLDERMASK SOLDER SIDE



REV	REVENUES DESCRIPTION	DATE	APPROVED
	SEE SHEET 1.		



NEXT ASSY

DRAWN BY

DATE

ATARI (JAPAN) CORPORATION

Toranomon Klyoshi Building 3F

ATARI 4-3-10, Toranomon Minato-ku, Tokyo 105

TITLE

MATERIAL

NATERIAL

ASSY NO.	DESCRIPTION	
CA070057-001	ENG (USA) - CANADA	
- 002	ENG (UK)	
- 003	GERMAN (NON - FTZ)	
-004	FRENCH	
- 005	ENG(USA)-USA	
-006	GERMAN (FTZ)	
-007	SPANISH	
-008	SWEDISH	9.
-009	TURKISH	
-010	SWISS- FRENCH	
-011	SWISS - GERMAN	
-012	NORWEGIAN	
-013	ARABIC	
-014	ITALIAN	
CA070057-015	SWISS	

REV.	REVISIONS DESCRIPTION	DATE	APPROVED.
А	PRODUCTION RELEASE	1/2/85	John
В	REVISED PER ECO. NO. 00178	12-12-85	HOLL
C	REVISED PER ECO NO. 00206	2/17/86	Jake
D	REVISED PER ECO NO. 00275	6-24-86	All
E	REVISED PER ECO NO. 00671	5-13-88	Sicol
F	REVISED PER ECO NO. 00764	7-26-88	ALL
G	REVISED PER ECO NO. 01103	425/89	S, OKAMIL

- Y		
USED ON	DRAWN BY DATE	ATARI (JAPAN) CORPORATION
1040STF	C. Ueda 8-22-85	
(KEYBOARÐ)	CHECKED DATE	Toranomon Klyoshi Building 3F
NEXT ASSY	0.00	ATARI 4-3-10, Toranomon Minato-ku, Tokyo 105
CA070054-XXX	K. Kitayawa 9-20-85	TITLE
CA070074-XXX	ENGINEER DATE	
MATERIAL	Som 9.20.85	ASSY KEYBOARD 1040STF (K/B)
	APPROVED DATE	SIZE DRAWING NO. REV
FINISH	HH5 7/12/98	B CA070057-XXX G
	APPROVED DATE	SCALE NONE SHEET 1 OF 4
	U	THIRD ANGLE SYSTEM DIMENSION

NOTES-UNLESS OTHERWISE SPECIFIED:

\/ IN :		A	0	/ /		0	) ć	)	7.	- >	×××	G	ASS	SY KEYB	OARD 104	OSTF (K	(/B)	-	09	105	TF	(	KE	YB	OAI	RĐ	)		A/N
REV						R	EVIS	NOIS	N DI	ESC	RIPTION			DATE	APPROVED		A	ATA	RI (	JAP	AN)	CO	RPO	RAT	ION	I			5
						SE	EE		S	HE	EET	1.				AT	ADI"	Torar 4-3-1							luca	105			070
															ATARI			4-3-1	0, 10	Jiano	111011	WIIIIe	T	J, 10	Kyo	105		4	7005
													<del>,</del>			VE	RSION	_		250000000	NDAR		_		MA	ARKET	!		7->
																	AMERICA AND	\$	EE		SHE	ET	`	1	f.				XXX
									_																			_	7
																							_		10.000			_	<sup>2</sup> 9
																·							$\dashv$					_	"
								-									(a) (annimal						_					-	4
-	_	_	_	_	_		_					T			J.,			$\vdash$		OTY	BEOL	IIRED	PER	VERS	SION				_
NO.					PA	RT	NUI	MBE	R					D	ESCRIPTION							-							-
1	$\neg$		П			7	$\neg$					-						-001	-00Z	-003	-004	-005	-006	-007	008	009	010	2/1	01
2																													
-	C								•			KE	YBO	ARD	(CAN			ALT	_		_	-	-	-	-	-	-	-	_
5	C		-		3		5			H		-	-	Allegania - Company	(GERM (FRA)			-	_		- ALT	-	_	-	-	-	-	-	-
6		0	7	-		0	7					A CONTRACT AND ADDRESS OF			(UK)			_	ALT	-	-/	_	-	-	-	-	-	-	-
7	C	0	7	0	5	0	1								(45)	4)		-	-	-	-	ALT	-	-	-	-	-	-	3
9			7						_	H		V=	YPA	ARĐ	(GERM		)	-	-	-	-	- A/-	AL <sub>T</sub>	-	-	-	-	-	-
10	6	O	7	0	2	9	1					KE	100	A K D	(3 3 7	1,7		-		_	-	-1							
11																													
12	$\mathbb{H}$											-					24	-						$\vdash$		$\overline{}$	-	-	
13	$\vdash$															15-11-20/2-24/2-1													
15																													
16		_			_				_		_	1-0	/20	1111 1 211	1D 6 D11 11 E	D / 2 //-	- h	1	1	,	1	1	1	1	1	1			H
18		0	7	0		Z	2	-	0	0	2	10,	630	IVI. ICH	IP CPU VE	K 63V	5.4	+	/	/_		/		/		/	/	4	-
19																													
20		A		2	0	9	\$	9		2	01	100	YF	YPOAPA	CONSOLE C	1.5 A C	24 KFY	-	-	_	-	1	_	_		-			-
22	6	~	0		1	/	)	0	-		02	7100	/ / /	180000		RMANY			-	-	-	-	1	-	-	-	-	_	-
23									-		03						95 KEY		1	-	-	-	-	-	-	-	-	-	-
24 25	Н				-				-	_	04	+				NADA 9	Committee of the second	-	-	-	/	-	-	-	-	-	-	_	-
26	Н				+				-	1	06	-				PAIN S		-	-	-	-	-	-	1	-	-	-	_	-
27					I				-	1	07				اک	NEDEN	95KEY	-	-	-	-	-	-	-	1	-	_	_	-
28		_			1	_		-	-	_	08	-			JWNS-1	ERENCH		1	-	-	-	-	-	-	-	1	-	_	
29 30	-		-		1		-		-	0	10			<b>Y</b>	SWISS-	14 3 8 6 7		*	-	_	_	_	-	-		-	-	1	-
31	6	A	0	7	0	1	3	8	-	1	11	ASS	YKE	YBOARD (	CONSOLE NO	A STATE SHEET, STATE OF		-	-	-	-	-	-	-	-	-	-	-	1
32 33		-		_					-	-		-					• • • • • • • • • • • • • • • • • • • •												-
33	C	A	2	0	0	1	3	2	-	0	01	ASS	YKE	YBOARD O	CONSOLE	USA	94 KEY	-	_	<b>–</b>	-	ALT	-	-	_	_	-	_	-
35	Ĭ			Ĺ	1				-	0	02			1	GI	RMANY	95 KE	r -	_	_	_	-	AL7	-	-	-	-	_	
36	-	_	-	-	#	-	-	-	-	+	03	+				UK.			A27	=	AL7		-	_	-	_	_	_	-
37 38		-			$\dagger$	-		-	-	+	05	1				ANCE			_	-	-	-	_	_	_	_	-	_	-
39									-	0	06					PAIN	95 KEY	-	-	-	-	-	-	Ay 7	1-2	-	-	=	
40	-				1	_		_	-	-	07	-		-		MEDEN	95 KEY	1-	_	-	-	-	-	-	ALT.	1/2	=	=	-
41		-	_	-	+			-	-	1	08	+			SWISS - F	IRKISH RENCH			-	1	=	-	=	-	=	-7	AL.	_	
43					1				-	0	10			¥	SW155-6			-1	-	_	-	-	-	_	_	_		127	
44	C	A	2	0	0	4	3	2	-	0	11	ASS	Y KE	YBOARD	CONSOLE				-	-	-	-	-	-	-	-	_	-	A
45 46	-	-	-	-	-	-		$\vdash$	+	$\vdash$		-		V.W		<del></del>				+				-				-	-
TU	1_	-	-	-	-		-	+-	+	+-									·	+	+		t	†	+	1	<del> </del>		1

<b>1/N</b> :	: (	:A	10	7	0	0	5	7	-	×	×	×	REV			Y	KFY	BO	ARĐ	1040	STF	0	DEL:	04	0.5	TF	()	KF	YRI	244	25	)	
REV						R	EVIS	SIOI	N D	ESC	CRIF	PTION <b>1</b> .	<b>Y</b>		100	$\neg$	DATE	_	PPROVE	7		ARI <sup>®</sup>	ATA Tora	ARI (anomo	JAP on Ki	AN) yoshi	CO i Buil	RPC ding	ORAT	TION	1	<u></u>	
																			entre carre		VE	ERSION			STA	NDA	RD			M	ARKE	т	-
						1 100																		SE	ES	SHE	ET	1.					
		-																						77752577 878 6				*****			· · · · · · · · ·		
TEM NO.					PAF	RT	NUN	MBE	ER								C	DESC	RIPTION							Ι	UIRE	) PEF	VER	SION			NO
49							П						-										-0/3	-014	-015		-	-					
50																							l						7,57,55				
51		M - 1 3 5 5 5 1 1								1		2										: 95KE)	A STATE OF THE		-				ļ				
52 53												3										V 95KE)		1	-		-	( - ( <del>  -</del>   -   -		******			
54	C	A	U		0	/	3	0	-	U	1	4	ASS		KEI	BUK	IKU.	COI	AZOL	5 01	4/33	95 KE)			/					1000.00.0	×		· · · · · · · · · · · · · · · · · · ·
55																						g vin	1		2 10					- 20			
56		_		_	-	-			_						N ISSTANI, ST	men no ce							-	F. 17	1000			100 0		989C (890			
57 58	_	A	2	0	0	1	2	2	-	0	,	>	100	Y	VEV	RAA	DDD.	001	VSOI!	E AL	ARIC	OFVE	AL-		-								
	C	A	2	0	0	4	3	2	-	0	1	2 3	ASS	Y	KEY	BOA	RD I	CON	SOLE	17/	ALIAN	95 KEY	-	ALT	_		ļ						
60	C	A	2	0	0	4	3	2	-	0	14	4	ASS	Y .	KEYE	BOA	RĐ	COA	SOLE	SW	155	95 KEY	1-	-	ALT								
61				_		-					_		-																				
62 63	-	-		_	-	-		_	-		-		+-					-					<del> </del>					ļ					
64																							1	1									
65	C	1	0	3	4	1	8	•	0	1	3												ALT		_		ļ						
66 67	C	1	0	3	4	9	6	-	0	1	3		KE	YE	BOAL	RD	95	KE	Y /	TAL	IAN		-	ALT		ļ							
68	-								-				-						accompany (		e see and and other	water to the		†·	e ar i								
69																			va ive					ļ		ļ							
70			L															2 = 20	in trees	· · · · ·	##0. LI												
71 72	-					-								***				200m. m		29000		V 1880		en nex			-						
73		1000		-									<del> </del>	-						•			1									-	
74																				(A. VOM (A)		NAC NO. 12 NO. 12				ļ		ļ					
75 76	C	0	7	0	1	2	2	-	0	0	2		IC	6	301	VI	1CI	HIP	CP	VE	R 63	V 2.0	1	1_	1								
77	-								-	-	+		<del> </del>					***				*********	ļ	<del> </del> -				L			<u> </u>		
78	_									<u> </u>			<u> </u>										ļ	ļ									
79	-		-						-	-	-								Y-100 Y-1	*****	X39.9				*10	1 1011		ļ <u>-</u>					
80										-	-		-										<del> </del>	<del> </del> -			-						
82	1																						1										
83																				77777													
84	-	_	-						-	-	_		-		<u> </u>	i iliana dia Pa								-					<u></u>				
85 86		-				-				-	-		1										1-	-		-	ļ						
87																						enserv e											
88											-		-										-										
90	-								-	-	-		-										-			-	<b></b>						
91																								-			<del> </del>						
92																							1			ļ		<u> </u>					
93									_			-	-										1						ļ				
94	-		-	_			-		-	-	-																					<b></b>	
95	-		-						-	-	+		1			-	-				******		-	-	ļ				<del> </del>	ļ			

	REV	REVISIONS DESCI	RIPTION	DATE	APPROVE
Fa		SEE SHEET	1.		
	\$\frac{21}{3}\frac{51}{51}	53		7.5	27
	•				

## STE Test Fixture

